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4PREFACE
Electronics is the area of current physics and electrical engineering. It
studies and applies phenomena, devices and systems, based on passage
of electrical current through vacuum, gas and solid body, investigates
and develops electronic measures and systems and the principles of their
application. The information interchange in electronic systems is realized
with the help of signals, which carriers can be represented by various
physical quantities  currents, voltages, magnetic states, light waves.
The analog (continuous) and discrete signals can be recognized. There
are two types of discrete signals: the ﬁrst is got by the way of digitization
of continuous signals by amplitude or time, the second one  as a set of
code combinations of signs.
The advantages of digital devices and systems comparatively with ana-
log ones are increased interference immunity, high reliability, ability to
store information for a long time without losses, economic and energetic
eﬃciency, compatibility with integrated technology, high manufactura-
bility and reproducibility, and disadvantages  slow operating speed and
low accuracy.
The base of development of electronics is progressive complication of
functions. It is impossible as for now to solve the new tasks by old elec-
tronic measures with the help of available element base. The main factors
are reliability increasing, decreasing of overall dimensions, mass, power
consumption and depreciation.
The important assignment of high education  is right orientation of
future specialist at the stage of study of fundamental and professionally-
oriented special disciplines, where the depth of important physical pro-
cesses statement and their optimal volume are joined. The most of pub-
lished textbooks and educational manuals on analog and digital circuitry
or devoted to statement of only some parts of this discipline, either give
common knowledge of the main parts or insuﬃciently reﬂect tendency
of present-day electronics development. In oﬀered textbook the authors
made attempt to liquidate referred above failings.
The textbook consists of ﬁve parts.
The part one  "Electronic devices with continuous signals" 
contains 12 chapters on analog circuitry, which consider questions, such
as these:
5main components of electron systems, subsystems and junctions,
ampliﬁers;
RC-voltage ampliﬁers on bipolar and unipolar FET-transistors ac-
cording to diﬀerent connection circuits by common emitter, collector,
drain, source;
frequency responses of audio RC-ampliﬁers, ampliﬁer operation in
the range of low, medium and high frequencies; logarithmic amplitude-
frequency responses, computations examples; matching of signal source
with load, single- and two-step power ampliﬁers and ampliﬁers without
transformers;
through stage characteristics, temperature inﬂuence on bipolar tran-
sistor characteristics, origins and calculation methods of nonlinear dis-
tortions;
classiﬁcation of analog microelectronic structures, integrated circuit
operational ampliﬁers, their circuitry elements;
construction of solving structures on the operational ampliﬁer base,
linear and non-linear functional generators, adders, integrators, diﬀeren-
tiators, frequency correction, taking the logarithm, multipliers, dividers,
rectiﬁers, detectors;
generalities of the theory of diﬀerent type selective ampliﬁers;
LC-generators of periodic oscillations at unipolar FET and bipolar
transistors;
basics of theory of RC-generators with diﬀerent type phase shifters
and without them.
Part two  "Pulse devices"  contains 5 chapters, considering the
follows question:
pulses passing through circuits of integration, diﬀerentiation, divid-
ing, clampers;
squarer, keys, limiters, models for large signal;
multivibrators and single-shot multivibrators; frequency regulation,
thermostabilization (heatset) and improvement of circuits output voltage
waveform; ramp generators;
coding devices analysis, ADC and DAC, sample-and-hold devices.
6Part three  "Digital circuitry"  includes 6 chapters, viewing the
questions:
mathematical fundamentals of digital circuitry, numerical systems,
codes, binary arithmetic and forms of number presentation, logic algebra,
method of Boolean functions minimization;
combinational circuits, multi- and demultiplexers, adders, coders,
decoders, comparators, code converters;
trigger elements, FS-, D-, JR-triggers;
functional junctions of sequential logic devices: shift registers, coun-
ters, digital phase shifters;
microcircuits of memory devices: static, dynamic operative, and mi-
crocircuits of read-only memory (ROM);
digital integrated circuits application, interferences and interference
immunity, digital integrated circuits mounting.
Part four  "Microprocessors and microcontrollers"  consists
of 4 chapters, which exposes such issues:
main ideas of microprocessor technology: common principles of mi-
croprocessor systems construction, buses organization, conception of mi-
croprocessors architecture;
architecture of microprocessors: single-chip 8 (octal)  and 16 (hex-
adecimal) -bit microprocessors, features of architecture of Pentium and
64-bit microprocessors;
fundamentals of Assembler programming;
microprocessor systems hardware construction: of ROM and RAM
module, of In/Out interfaces;
present-day microprocessors and microcontrollers: single-chip micro-
controllers with CISC- and RISC- architecture, signal microprocessors,
neuron computers and their functions.
Part ﬁve  "Systems of power supply and control"  the next
aspects are considered:
circuitry of the main blocks of switched power supplies (SMPS),
power electronics element base;
7control systems of power complex of beam processing station; con-
trol systems and their junctions computation, microprocessor control
systems.
The problems for current monitoring and testing are given; exercises for
independent and individual solving are listed.
All parts of bachelors training program for "Electronics", "Power engi-
neering", "Radio engineering" and others, according to Ukrainian stan-
dard are stated in the textbook in a compact and available form, which
should promote increasing eﬃciency of both auditorium lessons and in-
dependent work of students. Material was arranged with each next part
being logic continuation of previous.
The result of course study is learning by students of principles of func-
tioning, choice, practical realization of devices and electronic systems of
diﬀerent purpose, principles of development of electronic devices control
systems. Students must know: principles of analog and digital circuitry
devices construction and functioning; principles of microprocessor and
microcontroller systems construction and functioning.
The textbook has been written based on experience of teaching of dis-
ciplines according to bachelor training program for "Electronics" at the
National Technical University of Ukraine "KPI", Donetsk National Tech-
nical University and Dneprodzerzhinsk State Technical University.
Course is provided with main disciplines: mathematics, physics and ba-
sics of electrical engineering.
Authors would like to thank collaborators of departments of "Industri-
al electronics", "Audio engineering and data logging"of NTUU "KPI",
"Electronic engineering"of Donetsk NTU and "Electronics and auto-
matics"of Dneprodzerzhinsk STU for their assistance during mechanical
preparation and teaching material discussion.
Authors are grateful to associate professors Bagrij V. V. and Peterge-
ria U. S., senior teacher Batina E. A. for their teaching and methodic
assistance during textbook composition and to reviewers for their invalu-
able remarks and recommendations on development of some manuscript
parts, taken into consideration during revision, which has contributed to
improvement of textbook contents.
8INTRODUCTION
Industrial development of electronics possesses two directions:
1. Informational, embracing electronic instrumentation and systems
of measurement, control and monitoring by diﬀerent technologi-
cal processes at fabrication, scientiﬁc research, biology, medicine.
Signals ampliﬁers, generators of voltages, currents and power of
various waveforms and frequency, logic circuits, counters, indicat-
ing devices  all these are devices and systems of informational
electronics, based on integrated circuits application.
2. Power direction, concerned with transformation of alternating and
direct currents for electrical power engineering, metallurgy, chem-
istry, transport electric motive power and so on. The main types
of electronic systems are rectiﬁers, inverters, frequency converters,
controlled converters.
Electronic systems are divided into two classes by the way of electric
signals formation and transmission  analog (continuous) and discrete
(discontinuous), being divided in-turn into pulse, relay and digital.
Analog electronic devices and systems are destined for reception, trans-
formation and transmission of electric signal, changing according to con-
tinuous (analog) function. Unique, completely deﬁned value of chosen
electrical parameter of direct or alternating current corresponds to each
speciﬁc value of real physical quantity at the input of electronic system
of analog type. It can be voltage or current at electrical subcircuit, fre-
quency, phase and others. Both the physical quantity and its electric
equivalent at that, being possessed of inﬁnite number of values, can be
determined at any moment and change on the same time scale. It should
be noted, that electric equivalent contains full information about real
process, though in a common case the moments of real quantity possess-
ing speciﬁc value and its electric equivalent appearing, can mismatch,
i.e. there can be some delay between these moments. The advantages
are theoretically obtainable accuracy and operating speed, system sim-
plicity, lacks  low interference immunity and parameters instability,
caused by considerable device behavior dependence on external destabi-
lizing factors, for example temperature, time (elements ageing), external
ﬁelds action and others, considerable distortions during transmission at
9a great distance, diﬃculties in a case of results' long-term storage, low
energy eﬃciency.
Discrete electronic devices (systems) are destined for reception, conver-
sion and transmission of electric signals, obtained in result of quantiza-
tion (process of continuous signal's change by its values in some points)
by time or (and) by amplitude of given analog function. Therefore, sig-
nals acting in them, are proportional to limited number of values, chosen
by speciﬁc law, of real physical quantity, represented by various parame-
ters of pulses or drops of voltages (currents) (amplitudes, pulses rise and
fall time, pulse duration, period and frequency of pulses propagation,
spacing interval and so on). Discrete electronic systems (DES) use only
part of information about real physical quantity, i.e. information partial
losses take place during its supply. Pulse and mean power are deﬁned
by means of pulse ratio, which also can be referred to advantages, there-
fore it's possible to get essential power redundancy in pulse, allowing
mass and overall dimensions indices improvement; power dissipation is
minimal in a switch mode, which increases device coeﬃcient of utiliza-
tion; the discrete devices behavior less depends on instability of utilized
devices parameters; interference immunity is higher, since time interval,
when interference can inﬂuence on signal decreases; monotypic element
base is used, causing reliability rise, providing cheapness.
DES discrete signals are divided into pulse, relay and digital according to
quantization type. Pulse electronic systems realize quantization of initial
signal. Output sequence pulses waveform remains constant during pulse
modulation. Pulse-amplitude, pulse-width, pulse-phase modulations are
spread. Relay systems realize initial signal quantization by amplitude and
transform it into step function, with each level height being proportional
to some quantity given in advance.
In the near future digital electronics will occupy most likely the lead-
ing place in the market of electronic devices and systems. Now digital
personal computers and controllers practically displace analog ones, cre-
ated earlier. The same takes place with equipment of radio communica-
tion, broadcasting (TV-sets, radio sets, video recorders, devices of audio
recording, photo-apparatus).
However, digital technique is not able to displace fully analog in principle,
because physical processes, providing electronic system with information,
is analogous by nature; in that case, analog-digital and digital-analog
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devices are required at the input and output.
Industrial development of electronics for almost century of its existence
numbers four generations, characterizing by following microminiaturiza-
tion of electronic components, devices and systems based on application
of large-scale-integration (LSI) and very-large-scale-integration (VLSI)
circuits. Some functional blocks are fabricated in one integrated cir-
cuit, being ﬁnished electronic device or system of information reception,
transformation and transmission. Such electronic devices allows entire
providing required algorithm of initial information processing and essen-
tial increasing reliability of their functioning. Mounting compactness of
electronic devices of the forth generation comes to nearly 1000 el/ñm3
and more (for comparison: the third generation electronic devices 
50 el/ñm3). Integrated circuits application in modern electronic systems
essentially increases system reliability and lowers their cost, overall di-
mensions and power consumption.
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PART I
Electronic devices with continuous
signals
CHAPTER 1. AMPLIFYING DEVICES
1.1. Electronic systems, subsystems and units
The subject of electronic technique is the theory and practice of applica-
tion of electronic, ionic and semiconductor apparatuses in devices, used
in diﬀerent ﬁelds of national economy. Its ﬂexibility, operation speed
and accuracy give it the great possibilities of application in science and
engineering.
A. S. Popov's discovery of radio (May 7, 1895  report and demonstration
of radio transmission) is considered to be the beginning of electronic tech-
nique development. Five main periods can be emphasized in electronics
development:
1. radiotelegraph (1895-1925);
2. radio engineering (1925-1945);
3. electronics (semiconductor) (1945-1965);
4. microelectronics (from 1965);
5. nanoelectronics (modern tendency).
The last achievements in the ﬁeld of microelectronics  creation of in-
tegrated circuits from small to very large-scale integration allowed to
obtain the basic elements with very high reliability characteristics, op-
eration speed and small required power, on their base not only modern
microprocessor devices and systems are created, but also modern com-
puters and elements of measuring, control and computing systems.
Under the term electronic system, we mean a number of blocks and
devices of electronic technique that have some kind of connection with
each other and make a certain functional integrity.
The model, representing the function, fulﬁlled by each element, describes
its operation. In each electronic system, a number of subsystems (blocks)
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can be emphasized. Subsystem is a group of elements fulﬁlling deﬁnite
(simplest) function in a system.
Subsystems consist of more simple devices (units). Units, in their turn,
consist of elements. The accepted classiﬁcation is relative and depends
on the division criteria.
1.2. The main components of electronic devices
Among the components of electronic devices, we can distinguish pas-
sive and active. One-port networks (resistors, capacitors, inductors) and
some multi-ports, composed of passive one-port networks, are referred
to passive elements.
Consider the basic passive components  resistor, inductance and capac-
itor (see Fig. 1.1 a, b, c).
Fig. 1.1. The main passive components of electronic circuits:
a  resistor; b  inductance; c  capacitor
Relations between currents and voltages for these elements are described
by the next expressions:
U = R · i, U = Ldi
dt
, U = C
dU
dt
. (1.1)
One-port networks, for which cause-and-eﬀect relations are deﬁned by
the equations (1.1), are called linear. The next relations are true for
them:
U = R · i, ψ = L · i, q = C · U. (1.2)
where ψ  magnetic ﬂux; q  capacitor charge. The characteristics of
linear elements are shown in Fig. 1.2.
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Fig. 1.2.The characteristics of linear elements
If we know the elements characteristics, we can deﬁne their parameters:
R =
dU(i)
di
=
U(i)
i
, L =
dψ(i)
di
=
ψ(i)
i
, C =
dq(U)
dU
=
q(U)
U
. (1.3)
The values of these parameters are constant for linear one-port networks,
and superposition (overlay) principle can be applied to them.
A number of one-port networks possess nonlinear characteristics.
Active elements are the elements with controlling electrode that are simu-
lated by active voltage and current sources. They are mainly intended for
amplifying and generation of electrical signals with required waveform,
amplitude and frequency. They include transistors, electronic tubes, op-
erational ampliﬁers, multilayer structures of p-n junctions and so on.
1.3. Amplifying devices. The main deﬁnitions
Ampliﬁer is a device, which allows the input signal transforming into the
signal of greater power without considerable distortion of its waveform.
A mention should be made that the amplifying of signal power can be
done at the expense of current or voltage ampliﬁcation.
The eﬀect of ampliﬁcation is possible only in the presence of source
of controlled energy, transformed by the ampliﬁer into the energy of
ampliﬁed signals. Such source is a power supply source (see Fig. 1.3).
The energy of the power supply (voltage ES) is transformed into the
energy of useful signal by means of ampliﬁer with ampliﬁer gain K.
The device, which is a consumer and to which the output voltage Uout
is applied, is called the load (Zload), and the ampliﬁer circuit, to which
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Fig. 1.3. The block diagram of electrical signals amplifying
it is connected, is called the output circuit (clamps 3, 4). The energy
ﬂow from the power supply (PS) to the load (Zload) is controlled by the
input signal, represented by the input voltage U12 = Uin. This voltage
depends on the value of the electromotive force source (EMF) Ein, its
internal resistance Rint and ampliﬁer input resistance Rin. The signal to
be ampliﬁed is called the input signal, and the ampliﬁer circuit, to which
it is connected, is called the ampliﬁer input circuit (clamps 1, 2). The
clamps 2 and 4 are often unipotential and they are called the common
bus (mass) of the ampliﬁer.
The classiﬁcation of ampliﬁers is done according to:
 purpose;
 character of ampliﬁed signals;
 bandwidth of ampliﬁed frequencies;
 type of used active elements.
According to the purpose, we distinguish:
1. voltage ampliﬁers, KU =
Uout
Uin
 voltage ampliﬁer gain;
2. current ampliﬁers, KI =
Iout
Iin
 current ampliﬁer gain, Iin  input
current, Iout  output current;
3. power ampliﬁers, KP =
Pout
Pin
 power ampliﬁer gain, Pin and Pout
 powers on the input and output of the ampliﬁer.
In the power ampliﬁers it is required to provide given or maximum power
in the load (Zload), and in the voltage (current) ampliﬁers it is required to
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provide given values of ampliﬁer gains and output parameters Uout(Iout).
According to the character of ampliﬁed signals, we distinguish:
 ampliﬁers of harmonic signals. These devices provide amplifying of
continuous harmonic signals;
 ampliﬁers of impulse signals. These devices provide amplifying of
impulse signals with given waveform.
According to the band of ampliﬁed frequencies, we distinguish:
 direct current ampliﬁers, the bandwidth of ampliﬁed frequencies is
∆f = 0÷fup, where fup  the upper cutoﬀ frequency of ampliﬁcation;
 alternating current ampliﬁers, with frequency band ∆f = flow ÷
÷fup, where flow  the lower cutoﬀ frequency of ampliﬁcation.
The alternating current ampliﬁers, in their turn, are divided into:
 low frequency ampliﬁers;
 high frequency ampliﬁers;
 pass-band ampliﬁer flow
fup
≈ 1, 1.
According to used active elements, we distinguish the next ampliﬁers:
 vacuum-tube;
 transistor;
 diode;
 parametric.
The ampliﬁer block diagram is given by Fig. 1.4 and includes input and
output devices, preampliﬁcation and power ampliﬁer stages.
Fig. 1.4. The ampliﬁer block diagram
The input device performs the signal transmission from the signal source
to the input circuit. It is used if the signal source is impossible or inex-
pedient to connect directly to the ampliﬁer input.
The preampliﬁcation ampliﬁer stages are intended for the voltage, cur-
rent and power ampliﬁcation of signals to the required level, which pro-
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vides normal operation of the next block.
The power ampliﬁcation stages provide required power values in the load,
at the permissible levels of waveform distortion and signals noise.
The output devices are required for the signal transmission from the
power ampliﬁer to the load. They are used if direct connection of the
load is impossible or inexpedient.
1.4. The main technical attributes of ampliﬁers
The data that characterize the ampliﬁers properties are called its at-
tributes. They include:
 input and output data;
 ampliﬁer gain;
 coeﬃcient of eﬃciency (CE);
 frequency responses;
 amplitude characteristic.
Consider these factors in detail.
Input and output data.
Input data are Uin, Iin, Pin, Zin. The input signal source can be presented
by EMF and current source. The model of the EMF source is shown in
Fig. 1.5.
Fig. 1.5. The EMF source model Fig. 1.6. The current source
model
For the ampliﬁer normal operation providing, Uin must tend to Eg. But,
as Zg > 0, so there is a voltage loss on it, and therefore, Uin < Eg, and
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Uin is deﬁned by the expression:
Uin =
Eg · Zin
Zg + Zin
. (1.4)
As it follows from the above mentioned expression, in order to get Uin ≈
≈ Eg, the fulﬁllment of condition Zg << Zin is required. In practice
Uin = 0, 5Eg is permitted, but Uin < 0, 2Eg is inadmissible.
The current source model is shown in Fig. 1.6.
For given circuit we can write:
Iin = Ig · Zg
Zg + Zin
. (1.5)
Therefore, in order to get Iin ≈ Ig, Zg >> Zin is required.
The output data are Uout, Iout, Pout, Zout, Zload. The output circuit can
be depicted as in Fig. 1.7, where KUOC is the ampliﬁer gain under open
circuit conditions, Zout is the ampliﬁer output impedance. For agreement
between the signal sources and the load the next conditions must be
fulﬁlled:
 for voltage ampliﬁers Zload>>Zout, then Uload ≈ Eout=KUOC·Uin;
 for current ampliﬁers Zload << Zout, then Iload = Iout;
 for power ampliﬁers Zload = Zout, then PL → max.
Fig. 1.7. The model of ampliﬁer
output circuit
Fig. 1.8. The graphical
presentation of the ampliﬁer
signals
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The ampliﬁer gains.
We can mark out the next ampliﬁer gains:
 by power KP =
Pout
Pin
;
 by voltage KU =
Uout
Uin
;
 by current KI =
Iout
Iin
.
In a general case the ampliﬁer gain is:
KU = KU · ej(ϕout−ϕin) = KU · ejϕ, (1.6)
where ϕ = ϕout − ϕin is the phase shift between the input and output
voltages or currents, KU is the complex ampliﬁer gain.
This can be shown graphically on the complex plane in the following way
(see Fig. 1.8).
For the multistage ampliﬁer that contains n stages, the common ampliﬁer
gain is deﬁned by the expression:
KU = KU1 ·KU2 · . . . ·KUn =
n∏
i=1
KUi . (1.7)
Sometimes the logarithmic scale of KU presentation is more convenient.
Its unit is decibel, which is deﬁned by one tenth of the decimal logarithm
of the output and input powers ratio KP (dB) = 10 lgKP . For the voltage
and current ampliﬁer gains, the formulas for conversion of relative values
into logarithmic are:
KU(dB) = 20 lgKU ; KI(dB) = 20 lgKI .
At that, the multistage ampliﬁer gain in logarithmic units will equal to:
 Amplitude-frequency (AFR) and phase-frequency (PFR) responses.
 Dependence of ampliﬁer gain modulus on frequency represents the
amplitude-frequency response (AFR).
The phase-frequency response (PFR) reﬂects dependence of phase shift
angle between the input and output signals on frequency.
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Fig. 1.9 shows the graphical presentation of given responses for the al-
ternating voltage ampliﬁer.
KU(dB) = KU1(dB) ·KU2(dB) · . . . ·KUn(dB) =
n∏
i=1
KUi(dB). (1.8)
Fig. 1.9. AFR a and PFR b of
RC-ampliﬁer
Fig. 1.10. The ampliﬁer i-v
characteristic
Volt-ampere (i-v) characteristic.
i-v characteristic depicts the dependence of the output signal steady-
state value on the input sine signal |Uout| = f(|Uin|) at certain constant
frequency (Fig. 1.10).
In the operating range of input signal amplitudes, the i-v characteristic
must be linear (section ab), and its slope angle is deﬁned by the ampliﬁ-
er gain value at given frequency. The minimum input signal |Uin|min is
deﬁned by the intrinsic ampliﬁer noises level, and the maximum input
signal |Uin|max  by the transition to the nonlinear part of the charac-
teristic, which causes nonlinear distortions, at the expense of ampliﬁer
gain decrease.
The voltage range of the input signal, ampliﬁed without considerable
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distortions, is characterized by the ampliﬁer dynamic range
Dsig =
|Uin|max
|Uin|min
or Dsig =
|Uout|max
|Uout|min
. (1.9)
The dynamic range of input signal distortions must not exceed the am-
pliﬁer dynamic range.
RESUME
It is necessary to understand It should be memorized
1. Concepts of electronic systems,
subsystems and units.
2. Diﬀerence between passive and
active elements.
3. Physical basis of resistors, ca-
pacitors and inductors operation
and their purpose.
4. Diﬀerence between linear and
nonlinear passive elements.
5. Purpose of power supply source
in ampliﬁer construction.
6. Diﬀerence between voltage, cur-
rent and power ampliﬁers.
7. Concepts of ampliﬁer input and
output parameters.
8. What is graphic presentation of
ampliﬁer input and output signals
on complex plane.
9. Deﬁnition of multistage ampli-
ﬁers gains in non-dimensional and
logarithmic units.
10. Ampliﬁer frequency responses:
AFR, PFR, APFR, their physical
sense and presentations.
1. Graphic representation of re-
sistors, capacitors, inductors and
voltage and current sources.
2. Models of EMF and current
sources.
3. Purpose of ampliﬁers of diﬀerent
types.
4. The main parameters of am-
pliﬁers and their deﬁnitions
(Rin, Rout,KU ,KI ,KP ).
5. The main frequency responses
and their deﬁnitions (AFR, PFR,
APFR).
6. Purpose of ampliﬁer amplitude
response and deﬁnition of ampliﬁer
dynamic range.
7. Formulas:
U=R·i;U=Ldi
dt
; i=c
dU
dt
 connec-
tions between currents and volt-
ages of passive elements;
KU =
Uout
Uin
,KI=
Iout
Iin
,
KP =
Pout
Pin
 voltage, current and
power ampliﬁer gains;
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RESUME
11. Ampliﬁer amplitude response
and deﬁning of dynamic range on
its base.
KU =
n∏
i=1
KUi  multistage ampliﬁ-
er gain;
Dc =
Uinmax
Uinmin
=
Uoutmax
Uoutmin
 am-
pliﬁer dynamic range.
K = |K|ejϕ  complex ampliﬁer
gain;
You should be able to:
1. Deﬁne the concepts of: passive, active, linear and nonlinear elements;
voltage, current, power ampliﬁers and their main parameters; frequency
and amplitude responses of ampliﬁers.
2. Write the main formulas for passive R, L, C elements; for voltage,
current, power and multistage ampliﬁers.
3. Solve problems on ampliﬁer main responses and parameters deﬁnition.
1.5. Task for current testing
1.5.1. Questions for monitoring
Give the deﬁnition of electric signal ampliﬁer and explain the require-
ment of power supply in its construction.
X Name the main classiﬁcation types of ampliﬁers.
X Explain the conditions of optimal coordination between
the ampliﬁer output stage and the load for voltage ampliﬁer.
X Explain the conditions of optimal coordination between
the ampliﬁer output stage and the load for current ampliﬁer.
X Explain the conditions of optimal coordination between
the ampliﬁer output stage and the load for power ampliﬁer.
X Deﬁne the voltage ampliﬁer gain.
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X Deﬁne the current ampliﬁer gain.
X Deﬁne the power ampliﬁer gain.
X What is amplitude-frequency response?
X What is phase-frequency response?
X What is amplitude-phase-frequency response?
X What is amplitude characteristic?
1.5.2. Problems for independent and individual solution
Deﬁne the connections between currents and voltages for linear elements:
resistor, inductor and capacitor.
X Deﬁne the parameters of linear elements (resistor, inductor
and capacitor) knowing their characteristics, give the graphic
presentation.
X Present the block diagram of electric signals amplifying.
X Present the block diagram of electric signals ampliﬁer.
X Give the graphic presentation of ampliﬁer signals on com-
plex plane.
X Deﬁne the multistage ampliﬁer gain in ordinary and loga-
rithmic form.
X Present AFR of audio frequency ampliﬁer.
X Present PFR of audio frequency ampliﬁer.
X Present the ampliﬁer amplitude characteristic. Deﬁne the
main parameters and the dynamic range of ampliﬁer signals.
X Knowing the ampliﬁer amplitude characteristic Uout =
= ϕ(Uin) present it in such form: |K| = ψ(Uin).
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CHAPTER 2. RC-VOLTAGE AMPLIFIERS
ON BIPOLAR JUNCTION AND
FIELD-EFFECT TRANSISTORS
2.1. Bipolar junction transistor ampliﬁer, switched
by the common base circuit
Input transistor transition is always switched in the direct direction,
output transition  in inverse direction for ampliﬁers on bipolar junc-
tion transistors. Ampliﬁer circuit on bipolar junction transistor, switched
with a common base (CB) is shown in Fig. 2.1. Alternating current source
Iin has to provide low resistance to the direct current Ig.
Fig. 2.1. Common base ampliﬁer circuit
Resistor RC is transistor's load by direct current and deﬁnes its am-
pliﬁcation properties. If RC = 0, voltage ampliﬁcation eﬀect doesn't
happen, because Uin = EC = const. When RC increases, voltage gain
grows, however, there is a restriction on RC from above.
Gains approximate values for the given circuit can be determined:
kU =
UCB
UEB
=
PC ·RCB ||RC
PE ·REB ,
where Rin and REB  resistances of the collector-base and emitter-base
junctions.
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As for the CB circuit: PC ≈ PE , RCB ||RC ≈ RC , REB << RC (because
input transistor junction is switched in conducting direction), that's why
the voltage gain modulus kU ? 1.
Current gain modulus kI is less 1 (CB):
kI =
Pout
Pin
=
IC
IE
< 1, kI ≈ (0.5 . . . 0.95).
Therefore, CB circuit ampliﬁes voltage, power, but does not amplify
current.
1. Circuit's calculation by direct current.
Circuit's operating conditions by direct current is deﬁned by the ele-
ments: RC , RE , EC , EE and transistor's VA characteristics. There are
Kirchhoﬀ equations for output circuit:{
EC = IC ·RC + UCB ;
UCB = Ψ(IC , IE).
(2.1)
(2.2)
Equation (2.1) represents equation of straight line, that is named a load
line; equation (2.2) gives a set of common base transistor output char-
acteristics.
Two regimes are recommended for load line building (2.1).
 Open circuit conditions: IC = 0, then from (2.1) we get UCB = EC
point 1 (Fig. 2.2)
 Short circuit conditions: UCB = 0, so, ICG =
EC
RC
point 2 (see
Fig. 2.2).
Trace a load line throw two got points, then choose an idle point on it,
for example point Î (Fig. 2.2). To use transistor characteristics more
fully, point "O" is located at the central area of output characteristics.
This point is characterized by two coordinates ICQ , UCBQ depending on
chosen IEQ .
To provide ampliﬁer's operation in idle point "O", input current IEQ has
to be provided. Describe input circuit similar to the output circuit by
the equations system:
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Fig. 2.2. CB transistor output characteristics
{
EE = IE ·RE + UEB ;
UEB = ϕ(IE , UCB).
(2.3)
(2.4)
Equation 2.3 is the input load line, equation 2.4  input transistor char-
acteristics. To build a load line we use open circuit and short circuit
conditions (look Fig. 2.3):
 Open circuit conditions: IE = 0, UEB = EE ;
 Short circuit conditions: UEB = 0, ICG =
EE
RE
.
We can determine operating point (Q-point) location on the load line by
current IEQ and by voltage UCBQ . Operating point coordinates deﬁne
voltage between base and emitter by direct current UEBQ (see Fig. 2.3).
2. Ampliﬁer's calculation by alternating current.
Voltage Uin ampliﬁer schematic circuit is shown in Fig. 2.4.
Blocking capacitors Ccoup1 and Ccoup2 are needed for:
• Input signal source and load don't change transistor operating
mode by direct current;
• Not let passing direct component in the load.
Build the oscillograms, showing the ampliﬁer operation. Let input eﬀect
is represented by sinusoidal current source:
iωt = Im · ωt.
Oscillograms, illustrating ampliﬁer's operation are as in Fig. 2.5. Typical
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Fig. 2.3. CB transistor input characteristics
Fig. 2.4. CB ampliﬁer schematic diagram
points for IC , UCB at argument's values ωt = 0;
pi
2
; pi;
3pi
2
; 2pi of input
current iin(ωt), and also for argument arbitrary value ωti of input eﬀect
iin(ωt) are shown in ﬁgure.
Ampliﬁer is supposed operating in characteristic linear area for input
current oscillations, which values vary not more than on 25÷ 30% rela-
tively idle point coordinate "O"; that provides output current (IC) and
voltage (UCB) sinusoidal values at sinusoidal input eﬀect.
Input voltage Uin = iin(ωt) · Rin amp coincides with current iin(ωt) by
phase. As it follows from Fig. 2.5 phase shift between input and output
voltage is equal to zero (ϕU = 0), and phase shift between currents IC
and IE is 180◦ (ϕi = 180◦). It can be explained by negative values of
UCB and IC , and are really located in the third quadrant.
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2.2. Bipolar junction transistor ampliﬁer, switched
by the common emitter circuit
Ampliﬁer's circuit is presented in Fig. 2.6. Elements assignments are
similar to shown earlier circuit with RB fulﬁlling RE function taking
into account.
Fig. 2.5. Common-base transistor ampliﬁer's oscillograms
1. Ampliﬁer calculation by direct current.
Ampliﬁer operating mode by direct current is determined by elements
EC , RC , RB and by transistor VT parameters.
When ampliﬁer designing, Uoutm, Rload are speciﬁed. Hence: 2EC >
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Fig. 2.6. CE ampliﬁer schematic diagram
> Uoutm; Iloadm =
Uoutm
Rload
; IRCm =
Uoutm
RC
, we get IRCm = (3 ÷ 5)ICm
with Rload ∼= (3 ÷ 5)RC taking into account, this implies: ICmax ≈
≈ 5ILmax. Transistor ampliﬁcation cutoﬀ frequency fcutoff has to be
3 ÷ 5 times higher than upper cutoﬀ frequency of ampliﬁed signal
fup. Transistor is chosen by boundary-permissible parameters values
ICmax, UCEmax, Pdis.ad and fcutoff .
Ampliﬁer operating mode by direct current is described by the equations
system. {
EC = IC ·RC + UCE ;
UCE = Ψ(IC , IB).
(2.5)
(2.6)
{
EC = IB ·RB + UBE ;
UBE = f(IB , UCE).
(2.7)
(2.8)
By output transistor characteristics, with restrictions (see Fig. 2.7) tak-
ing into consideration, load line's location by direct current is chosen.
EC is recommended to be taken of an order (0.8-0.9) UCEmax. Load line
is built via two points (NL and SC).
From equation (2.5):
• For OC mode, IC = 0; UCE = EC (point 1);
• For SC mode, UCE = 0; ICG = EC
RC
(point 2).
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Fig. 2.7. CE transistor output i-v characteristics and
maximum permissible parameters
The operating point should be located in characteristic's operating area
center (point "O"), when ampliﬁer is working in small signals mode.
Two coordinates IKQ , UCEQ for selected base current IBQ determine
it. Point "O", determined by coordinates IBQ , UCEQ corresponds to this
point on input transistor characteristics (look Fig. 2.8). Let us set voltage
value UBEQ (look Fig. 2.8) to calculate resistor RB value (according to
equations (2.7) and (2.8)). Since this voltage value has an order (0.4 ÷
÷0.7) V, it is not convenient to trace load line accordingly to equation
(2.7), because voltage C has an order (10 ÷ 20) V. Calculate required
resistor RB value having written down equation (2.7) for point "O":
EC = UBEQ + IBQ ·RB ;→ RB =
EC − UBEQ
IBQ
.
Resistors RC and RB values are approximately units and dozens of kΩ
correspondently for law-power transistors.
2. Calculation by alternating current.
To calculate by alternating current, it is necessary:
• Origin of coordinates on transistor characteristics should be re-
placed into operating point "O" by direct current. Transistor param-
eters for inﬁnitesimal increments are to be determined in operating
point. H-parameters are the most common. With transistor working
in small-signals condition about the operating point taking into ac-
count, superposition principle is applicable for ampliﬁer calculation
in that case.
• Build an ampliﬁer's linear model for voltage and current alternating
components with transistor linear model taking into consideration.
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Fig. 2.8. CE transistor input i-v characteristics
With the source internal resistance being small for voltage and current
alternating components (points EC and −EC are supposed to be unipo-
tential) and transistor operating in active region in small-signal condition
taking into account, we'll get a next linear electric ampliﬁer model (see
Fig. 2.9).
Fig. 2.9. CE ampliﬁer equivalent circuit
Having described this model by equations in correspondence with elec-
trical engineering laws we determine:
1. Ampliﬁer input resistance required for taking into account ampli-
ﬁer matching with input signal source.
2. Ampliﬁer by output circuit is represented as a Thevenin generator
relative to load resistance Rload. Output ampliﬁer resistance Rout
and voltage gain in open circuit condition  kOC are deﬁned for
this.
3. Ampliﬁer voltage and current gains kU and kI and their depen-
dence on frequency to build amplitude-frequency response (AFR),
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phase-frequency response (PFR) and amplitude-phase-frequency
response (APFR).
4. Nonlinear distortion factor at set value of input signal and frequen-
cy distortion coeﬃcients Mlow and Mup on the cut-oﬀ frequencies
flow and fup.
This bandwidth is symbolically divided into 3 sub-bands, when audio
ampliﬁer is calculated (look next chapter 3.1):
 Low frequencies (10÷ 300 Hz);
 Medium (mid) frequencies (300÷ 5000 Hz);
 High frequencies (5000÷ 30000 Hz).
Ampliﬁer general parameters are deﬁned in the band of mid frequencies.
The assumptions on blocking capacitors resistances in this region being
small in comparison with Rin and Rload, switched in series and possible
to be neglected, while capacitor resistance loadΣ being considerably more
than RL, |XC | =
∣∣∣∣ 1jωCLΣ
∣∣∣∣ >> Rload, switched in parallel and can be
also neglected, are fulﬁlled. Here:
CloadΣ = CCE + CM + Cload,
Where CCE  output transistor capacitance,
Cload  load capacitance,
CM  mounting capacitance.
CloadΣ is about tens  hundreds pF , as a rule.
When collector voltage absolute value is more 5 V, input i-v character-
istics interﬂow in one, stipulating h21E → 0, this implies:
Rin.tr ≈ h11E .
Here, ampliﬁer input resistance is deﬁned by resistances, switched in
parallel to Rim.t and RB :
Rin.amp =
Rin.tr ·RB
Rin.tr +RB
.
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Because RB >> h11E , the ampliﬁer input resistance Rin.tr >> h11E .
When h12E → 0 we get:
kU ≈ − h12E(
h22E + 1RC +
1
RL
)
· h11E
.
Last expression's analysis shows, that |KU | >> 1, while sign "−" points
Uout and Uin being antiphased. Expression in brackets is about
1
RC
and
ampliﬁer simpliﬁed gain value is:
kU ≈ h21E ·RC
h11E
.
Ampliﬁer current gain is determined as:
ki =
Iout
Iin
=
Iload
Iin
,
where Pload =
Uout
Rload
, while Pin =
Uin
Rin.amp
. Therefore, we get:
ki =
Uout
Rload
· Rin.amp
Uin
=
kU ·Rin.amp
Rload
.
It follows from expression, that current gain ki >> 1. To increase
ki, Rload is to be decreased, however beginning from some Rload value,
kU decreases, and that can lead to opposite eﬀect.
Assuming, that h12 = 0, which is almost always true, we get:
Rout ≈ 1
h22 + 1RC
.
Since 1
h22E
>> RC , then Rout ≈ RC .
As input and output CE circuit resistances are commensurable, the series
CE ampliﬁers stages connection is possible, provided their satisfactory
agreement. For example, we get a general ampliﬁer gain K = K1 ·K2
2for two-stage ampliﬁer with a gainsK1 andK2 an equality Rout1 = Rin2.
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3. Voltage ampliﬁer by the common base circuit.
Similarly we can examine an ampliﬁer on transistor, switched by the cir-
cuit with CB (look schematic diagram Fig. 2.4), that is described without
determination of main parameters in chapter 2.1. Its linear electric mod-
el (equivalent circuit) is the same as CE circuit model (see Fig. 2.9), in
which h-parameters have common base indices (h11B , h12B , h21B , h22B)
and resistor RE is on the place of resistor RB .
Its main parameters Rin, Rout,KU ,KI examination allows to ﬁnd the
follows:
• Ampliﬁer input resistance, as well as for CE, Rin.amp =
= h11B||RE≈h11B . However, h11B value is tens times smaller, then
h11E , that's why CB Rin.amp is about the tens-hundreds Ohms.
• CB circuit output resistance is deﬁned similarly to the CE circuit
Rout =
1
h22B
||RC ≈ RC .
• CB circuit voltage gain KU >> 1, as in CE circuit, but is positive,
that stipulates null phase shift between input and output voltages.
Unlike CE circuit CB stage doesn't amplify the current (KI < 1),
because h21B < 1 (h21B = a).
4. Conclusions:
Voltage ampliﬁer circuit (CE) has almost equal input and output resis-
tances, that allows agree by voltage input resistance of the next stage
with output resistance of the previous, when they are connected in se-
ries in multistage ampliﬁers. CB circuit doesn't allow this connection,
because Rin.amp << Rout.amp. For the series CB stages connection,
matching stages have to be switched between them, built by the CC
circuit (see next chapter 2.3).
CE and CB circuits voltage gains KU >> 1 (dozens) and are diﬀered
only by phase relations ϕCE = 180◦, ϕCB = 0◦.
CE circuits current gains (KI >> 1), for the CC circuit (KI < 1). As
power gain KP = KU ·KI , so the CE circuit has the biggest gain.
CE voltage ampliﬁer circuit is widely used in electronics, but the CB cir-
cuit, in spite of the pointed disadvantages, is applied in compliance with
its advantages. The most high temperature stability and less nonlinear
distortion should be referred to them (see next chapter 5).
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2.3. Bipolar junction transistor ampliﬁer, connected
by the common collector circuit
1. Direct current circuit calculation.
Direct current circuit operating mode is determined with the elements:
RE , RB , EC and transistor's parameters. Ampliﬁer schematic diagram is
shown in Fig. 2.10. Similarly, as for common emitter circuit, input and
output circuits can be described with next set of equations:{
EC = IE ·RE + UEC ;
UEC = Ψ(IC , IB).
(2.9)
(2.10)
{
EC = IB ·RB +RE · (IC + IB) + UBE ;
UBE = f(IB , UCE).
(2.11)
(2.12)
IE = IC + IB , IB << IC that's why equation (2.9) can be written:
EC ≈ IC ·RE + UEC .
Fig. 2.10. Bipolar junction transistor CC ampliﬁer schematic diagram
As for the CE circuit (see Fig. 2.11), build a load line (1), corresponding
to the system of equations (2.9), (2.10):
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By analogy with the CE circuit choose idle point "O", and deﬁne resis-
tances RE and RB values (see Fig. 2.11).
RE ≈ EC
ICG
, RB =
EC −RE ·
(
IBQ + ICQ
)− UBEQ
IBQ
.
Present CC ampliﬁer equivalent circuit (look Fig. 2.12).
Fig. 2.11. Determination of the direct current operating mode:
a  on the output transistor characteristics;
b  on the input transistor characteristics
Fig. 2.12. CC ampliﬁer equivalent circuit
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Studying the model, we get the voltage gain:
kU =
Uout
Uin
=
h21E ·Req[
h21E ·Req + h22E · h11E ·
(
Req +
1
h22E
)] .
Since denominator kU is bigger then numerator, then kU < 1.kU ≈
≈ 0.9÷ 0.99 provided the rightly designed stage.
Since kU ≈ 1, then Uout ≈ Uin, therefore an CC ampliﬁer is called
emitter Input transistor resistance can be deﬁned as:
Rin.tr =
Uin
PB
=
h11E
1− kU .
Hence, input ampliﬁer resistance is expressed:
Rin.amp = Rin.tr||RB .
Since kU ≈ (0.9 ÷ 0.99), then Rin.tr = (10 ÷ 100) · h11E , therefore,
Rin.amp ∼= (10 ÷ 100kΩ). Therefore, CC circuit has the highest input
resistance, and it has to be applied if signal source with high internal
resistance is used.
Deﬁne similarly current gain:
kI =
Uout
Rload
Uin
Rin.amp
= kU · Rin.amp
Rload
≈ Rin.amp
Rload
.
As allowed values Rload are of order of units kΩ  hundreds Ω, then
ki >> 1 and makes up about tens- hundreds.
Output transistor resistance can be deﬁned as:
Rout.tr =
U
Icom
=
U
U
(
1 +
h21E
h11E · h22E
)
· h22E
=
h11E
h11E · h22E + h21E .
Since h11E · h22E << h21E , then we get Rout.tr ≈ h11E
h21E
. For the typical
parameters values of these low-power transistors we'll get Rout.tr of order
of tens Ω.
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Emitter follower's full output resistance is equal to: Rout.suf =
= Rout.tr||RE ≈ Rout.tr, as RE is usually much larger then Rout.tr.
2. Conclusions:
Common collector circuit possesses the lowest output resistance and the
highest input resistances from the three circuits of transistor connection.
That's why this circuit is used as a matching stage between input signals
source with the high Rin and low-resistance load. The given circuit has
the highest current gain ki, but doesn't amplify voltage (kU ≈ 1), there-
fore it is called emitter follower, as output signal repeats input signal
both by phase and amplitude. Common collector circuit is used as input
and output stages to provide a large input and small output ampliﬁer
resistances. It also is used as a matching stage between ampliﬁer stages
CB-CB or CE-CB.
2.4. Bipolar junction transistor ampliﬁer, switched
by the common base circuit
Ampliﬁer schematic diagram is shown in Fig. 2.13.
Fig. 2.13. Ampliﬁer schematic diagram
Circuit construction concept is similar to bipolar transistor CE ampliﬁer
circuit. Resistor RD is similar to RC , automatic bias chain works as
resistor RB or as divider (look Fig. 5.5, 5.6).
In this circuit RS , RG and CS form an automatic bias chain. There is a
voltage drop on RS , stipulated by the drain current, transmitted to the
38
gate through the resistor RG, and deﬁnes an operating point position,
i.e. transistor direct current operating mode. Resistor RS is bridged by
the capacitance CS in the alternating current mode, not disturbing thus
idle point location, determined in the direct current mode.
1. Direct current calculation.
Field-eﬀect transistor is chosen similarly to bipolar one  by the maxi-
mum permissible values of EDSmax, IDmax, Pmax and fcutoff . Ampliﬁer
output circuit can be described by the next system of equations:
{
EDC = ID · (RD +RS) + UDS ;
UDS = ϕ(ID, UGS).
(2.13)
(2.14)
The ﬁrst equation is the load line equation, and the second  transis-
tor output characteristics. Graphic-analytical solution of this system of
equations is shown in Fig. 2.14. Here UDSQ , IDQ , UDS are the voltage
between the drain and source, drain current and gate-source voltage at
the idle point "O".
Fig. 2.14. Field-eﬀect transistor output characteristics
Load line extreme points are determined at the OC and SC conditions.
OC conditions: IC = 0;UDS = EDS .
SC conditions: UDS = 0; ID = ICG =
EDS
RD +RS
.
At stage designing, the load line is traced correspondingly, and having
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known ICG the total resistance RCD +RS to be deﬁned.
RD +RS =
EDS
ICG
.
Voltage drop on RS is created at the expense of the current ID, "+"
of this voltage is transmitted to the gate through resistor RG (look
Fig. 2.13), "−" is applied to the source, that stipulates bias voltage.
Therefore, voltage loss on RS has to provide voltage UGS :
Capacitance CS is selected such, that with input alternating signal sup-
plying, the next inequality is true:
1
ωmin · CS << RS ,
where ωmin  minimum ampliﬁed input signal frequency.
As the bias voltage is transmitted to the gate through the resistor RG,
with the known IG (stipulated in the Handbook) we can determine max-
imum RG, value, such that IG · RG = UGC . RGmax is of the order of 1
MΩ for the ﬁeld-eﬀect transistors with p− n junction.
Ampliﬁer full linear model is shown in the Fig. 2.15. Capacitors Ccoup1
and Ccoup2, and also capacitors C, Cin and CloadΣ can be neglected in
the band of mid audio frequencies, similarly to bipolar transistors RC
ampliﬁers. Hence, ampliﬁer model for mid audio frequencies is represent-
ed in Fig. 2.16.
Output voltage can be written as: Uout = −S · Uin ·Req,
where Req = Ri||RDRload, UGS = Uin, S = dID
dUGS
∣∣∣∣
UDS=const
.
Fig. 2.15. Ampliﬁer equivalent circuit
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Fig. 2.16. Ampliﬁer model in the mid audio frequencies band
Since Ri =
dUDS
dID
∣∣∣∣
UDS=const
for low-power ﬁeld-eﬀect transistors is of
order of hundreds kΩ, RL  units of MΩ and RC  dozens of kΩ, then
Req ≈ RD.
Hence, we can ﬁnd voltage gain:
kU =
Uout
Uin
= −S ·Req ≈ −S ·RD.
At characteristic slope typical values S ≈ 1÷ 10 mA/V, get |kU | >> 1.
Current gain is determined similarly to the bipolar transistor stages:
ki =
Iload
iin
=
Uout
RL
Uin
RG
= kU · RG
Rload
.
Analyzing this expression we'll get |ki| >> 1. Compared to ki for bipolar
transistor CE circuit, the ﬁeld-eﬀect transistor CS circuit has consider-
ably higher gain. As follows from the model:
Rin = RG.
C and Cin inﬂuences have to be taken into account on the high frequen-
cies, herewith input resistance is determined as:
Rin = RG||Cin||C · (1 + kU ).
There is domination of C action over Cin, which values are about units
of pF, at big gains (10÷ 100) and typical values ≈ 1 pF .
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Ampliﬁer output resistance is deﬁned traditionally as:
Rout =
Ri ·RD
Ri +RD
≈ RD.
Hence, by the set parameters kU , ki, Rin, Rout values, their parameters'
similarity with bipolar transistor CE ampliﬁer parameters is traced.
RESUME
It is necessary to understand It should be memorized
1. System of calculation of CB volt-
age ampliﬁer by direct current.
2. How to build the loading line by
direct current and choose operat-
ing point position
3. System of calculation of CB volt-
age ampliﬁer by alternating cur-
rent.
4. How to build graphically the
oscillograms of input and output
voltages and currents and deter-
mine relationships between them
and CB ampliﬁer.
5. System of calculation of CE volt-
age ampliﬁer by direct current.
6. Permissible (maximum) param-
eters UCEmax; ICmax;Pmax bound
the transistor output characteris-
tics area for circuit calculation by
direct current.
7. System of calculation of CE volt-
age ampliﬁer by alternating cur-
rent.
8. How to build graphically the os-
cillograms of input and output
1. CB, CE, CC ampliﬁers' circuit
diagrams.
2. CB, CE, CC transistor and am-
pliﬁer linear electric models.
3. Phase relationships be-
tween voltages and currents
of CB, CE, CC ampliﬁers.
4. Parameters' typical values
of CB, CE, CC ampliﬁers:
Rin, Rout,KU ,KUOC ,KI ,KP .
5. Common source FET ampli-
ﬁers' circuit diagram. 6. Common
source transistor and ampli-
ﬁer linear electric models.
7. Parameters' typical values
of common source ampliﬁers:
Rin, Rout,KU ,KUOC ,KI ,KP .
8. Formulas for CE circuit:
Rin.amp
Rin.tr ·RB
Rin.tr +RB
,
Rin.tr = h11E ,
KU ≈ −h21E ·RC
h11E
>> 1,
Ki =
KU ·Rin.amp
RL
>> 1,
Rout ≈ 1
h22E + 1RC
,
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RESUME
voltages and currents and deter-
mine relationships between them
and CE ampliﬁer.
9. Features of CC ampliﬁer circuit
calculation by direct current.
10. System of calculation of CC
voltage ampliﬁer by alternating
current.
11. System of calculation of FET
ampliﬁers by direct current.
12. Features of self-bias circuit cal-
culation.
13. System of calculation of FET
ampliﬁers by alternating current.
Rout ≈ RC ;
for CC circuit
Rin.amp =
Rin.tr ·RB
Rin.tr +RB
,
Rin.tr =
h11E
1− kU ,
KU =
= h21E ·Req[
h21E ·Req+h22E ·h11E ·
(
Req+
1
h22E
)]<
< 1,
Req =
RE ·RL
RE +RL
,
Ki = KU · Rin.amp
RL
>> 1,
Rout.amp =
Rout.tr ·RE
Rout.tr +RE
,
Rout.tr ≈ h11E
h21E
.
It is necessary to be able:
1. To determine concepts: common base, emitter, collector, source ampli-
ﬁers by direct current, alternating current, ampliﬁers' critical parameters
and their typical values.
2. To write formulas for voltage, current gains, input and output resis-
tances of diﬀerent types ampliﬁers.
3. To solve tasks on ampliﬁer critical parameters determination.
2.5. Tasks for current testing
2.5.1. Questions for monitoring
X Deﬁne common-base ampliﬁer input resistance.
X Deﬁne common-emitter ampliﬁer input resistance.
43
X Deﬁne common-collector ampliﬁer input resistance.
X Deﬁne common-base ampliﬁer output resistance.
X Deﬁne common-emitter ampliﬁer output resistance.
X Deﬁne common-collector ampliﬁer input resistance.
X Deﬁne common-source ampliﬁer input resistance.
X Give deﬁnition of voltage and current CB ampliﬁer.
X Give deﬁnition of voltage and current CC ampliﬁer.
X Give deﬁnition of voltage and current common source am-
pliﬁer gain.
X Analyze ampliﬁer input resistances for three main tran-
sistor switch-in circuits, compare them and determine their
values' order.
X Name ampliﬁer circuits' elements, determining stages' op-
eration modes by direct current.
X Explain destination of coupling capacitors in ampliﬁers.
X Which stage has the least (most) output resistance?
X Which stage of considered ones has maximum power gain
and why?
X Name common-source ampliﬁer circuits' elements, deter-
mining stage operation mode by direct current.
X Which elements create circuit of automatic shift circuit,
how to calculate them?
X Construct load line of common source circuit by direct
current. Which elements deﬁne its slope angle?
2.5.2. Problems for independent and individual solution
X Compute operation mode of ampliﬁer on CB bipolar tran-
sistor by direct current, to provide output voltage Uoutm = 5
V at the load Rload = 5kΩ. Deﬁne maximum allowed tran-
sistor parameters.
X Compute operation mode of ampliﬁer on CB bipolar tran-
sistor by direct current, to provide output voltage Uoutm = 10
V at the load Rload = 7kΩ. Deﬁne maximum allowed tran-
sistor parameters.
X Compute operation mode of ampliﬁer on CB bipolar tran-
sistor by direct current, to provide output voltage Uoutm = 8
V at the load Rload = 3kΩ. Deﬁne maximum allowed tran-
sistor parameters.
44
X Compute operation mode of ampliﬁer on common source
FET transistor by direct current, to provide output voltage
Uoutm = 6 V at the load Rload = 6kΩ. Deﬁne maximum al-
lowed transistor parameters.
X Compute operation mode of ampliﬁer on CB bipolar
transistor by alternating current. Deﬁne input and out-
put resistances on the base of ampliﬁer replacement cir-
cuit (list it) at typical values of h-parameters and ele-
ments: h11B = 100Ω;h12B = 0;h21B = 0, 95;h22B =
= 10−4Sm;RC = 5kΩ;RE = 15kΩ;Rload = 10kΩ.
X Calculate bipolar CB transistor ampliﬁer by alternat-
ing current. h11B = 100Ω;h12B = 0;h21B = 0, 95;
h22B = 10−4Sm;RC = 5kΩ;RE = 15kΩ;Rload = 10kΩ.
X Calculate bipolar CE transistor ampliﬁer by alternating
current. Deﬁne voltage and current gains on the base of
ampliﬁer equivalent circuit (list it) at typical values of h-
parameters and elements: h11E = 1kΩ;h12E = 0;h21E = 50;
h22E = 10−4Sm;RC = 5kΩ;RB = 100kΩ;Rload = 15kΩ.
X Calculate bipolar CE transistor ampliﬁer by alternating
current. Deﬁne voltage and current gains on the base of
ampliﬁer equivalent circuit (list it) at typical values of h-
parameters and elements:
X Calculate bipolar CC transistor ampliﬁer by alternating
current. Deﬁne voltage and current gains on the base of
ampliﬁer equivalent circuit (list it) at typical values of h-
parameters and elements: h11E = 1kΩ;h12E = 0;h21E = 50;
h22E = 10−4Sm;RC = 5kΩ;RB = 50kΩ;Rload = 500kΩ.
X Calculate bipolar CE transistor ampliﬁer by alternating
current. Deﬁne voltage and current gains on the base of
ampliﬁer equivalent circuit (list it) at typical values of h-
parameters and elements: h11E = 1kΩ;h12E = 0;h21E = 50;
h22E = 10−4Sm;RC = 5kΩ;RB = 50kΩ;Rload = 500kΩ.
X Calculate FET common source transistor ampliﬁer by al-
ternating current. Deﬁne output and input resistances on the
base of ampliﬁer equivalent circuit (list it) at typical values
of h-parameters and elements: S = 3 mA/V ;Ri = 30kΩ;
RC = 10 kΩ;RB = 2 kΩ;Rload = 300 kΩ.
X Calculate FET common source transistor ampliﬁer by al-
ternating current. Deﬁne voltage and current gains on the
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base of ampliﬁer equivalent circuit (list it) at typical val-
ues of model and elements parameters and elements: S =
= 3 mA/V ;Ri = 30 kΩ;RC = 10 kΩ;RB = 2 kΩ;Rload =
= 300 kΩ.
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CHAPTER 3. FREQUENCY RESPONSES
OF AUDIO RC-AMPLIFIERS
3.1. Audio frequencies. Typical ranges of audio
frequencies
The range of audio frequencies is disposed in a band from units  tens
Hz up to tens kHz (approximately 10 Hz-30 kHz). Conditionally audio
frequencies, i.e. acoustic signals heard by the person can be divided into
3 ranges:
 range of the low audio frequencies (LF) (10-300 Hz);
 range of medium (mid) audio frequencies (MF) (300 Hz-5 kHz);
 range of the high audio frequencies (HF) (5-30 kHz).
Boundaries of these ranges are not deﬁned accurately, therefore the given
division is conditional. Graphically this distribution can be presented as
follows (see Fig. 3.1):
Fig. 3.1. Division of an audio frequency band into ranges
For suﬃcient human voice intelligibility at telephone conversations, it is
enough to limit a spectrum of a signal with range of mid audio frequen-
cies, for qualitative reproduction of music, it is necessary to amplify all
3 frequency ranges with the minimal frequency distortions.
Irrespective of its structure, it is possible to present any ampliﬁer stage,
as well as the ampliﬁer as a whole, by the standard two-port network,
characterized by certain input and output resistances and by open-circuit
mode gain (see Fig. 3.2). Reactive elements (blocking capacitors and to-
tal load capacitance) adding to the given two-port network allows to
determine theoretically ampliﬁer frequency responses, both in every au-
dio frequency sub-range and in the band of audio frequencies as a whole.
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The model of the amplifying stage considering reactive elements is rep-
resented in the Fig. 3.3.
Fig. 3.2. Representation of the amplifying stage
by the standard two-port network
Fig. 3.3. Model of the voltage ampliﬁer in the audio frequencies range
In the given circuit: N˜loadΣ is the total load capacitance including mount-
ing capacitance, load capacitance and transistor output capacitance.
Usually N˜loadΣ is not high and reaches values of the order of several
tens pF. CS  represents coupling capacitance on the ampliﬁer output.
Coupling capacitance on an input of the ampliﬁer together with input
resistance is usually referred to the previous stage. Frequency response
of the multistage ampliﬁer is determined by set of frequency responses
of its separate stages.
Complex frequency response of the amplifying stage in a considered case
is determined in the form of:
K(jω) =
U34(jω)
U12(jω)
=
U34 · ej·ϕ34(ω)
U12 · ej·ϕ12(ω)
Where ϕ(ω) = ϕ34(ω)− ϕ12(ω)  phase shift of the ampliﬁer.
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Proceeding from the presented expression 3 types of frequency responses
can be distinguished:
1. The amplitude-frequency response(AFR)  dependence of the ampli-
ﬁer gain absolute value on frequency |K(jω)| = f(ω). Typical form of
AFR of the voltage ampliﬁer is presented in Fig. 3.4. Pass-band P is
determined at a level 0, 707×Kav.
Fig. 3.4. AFR of the voltage ampliﬁer
Fig. 3.5. PFR of the ampliﬁer
2. The phase-frequency response (PFR)  reﬂects dependence of phase
shift angle between output and input signals on frequency ϕ(ω) =
= ϕ34(ω)− ϕ12(ω) = ϕ(ω).
Form of typical amplifying stages PFR (CE, CB and CC circuits) is
presented in Fig. 3.5. FET amplifying stages for the CS, CG and CD
circuits have similar AFR and PFR.
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3. The phase-frequency response (PFR)  is the complex response com-
bining dependences of amplitude and phase shift between output and
input signals on frequency. It represents a trajectory, drawn by the end
of the ampliﬁer output voltage vector, during change of a single input
signal frequency from 0 to inﬁnity and is plotted on a complex plane.
Certain frequency ω1 corresponds to each trajectory (APFR) point. De-
pending on the transistor connection circuit, APFR is located in the 2-nd
and 3-rd quadrants (CE) or in the 1-st and 4-th quadrants (CB and CC
circuits). Typical CE transistor stage APFR is presented in Fig. 3.6.
Fig. 3.6. APFR of the CE
amplifying stage
Fig. 3.7. An output circuit
of the two-port network in
the MF range
To appreciate frequency responses quality, frequency distortions coeﬃ-
cients such as Mlow and Mhigh are used. They are determined by the
relationships:
Mlow =
Kav
Klow
; Mhigh =
Kav
Khigh
.
Frequency distortions coeﬃcients are usually set on ampliﬁers cut-oﬀ fre-
quencies fhigh and flow and show in how many times mid-frequency gain
(MG) higher than the latter on cut-oﬀ frequencies. With ideal frequency
response (there are no falloﬀs in LF and HF ranges) |Mhigh =Mlow| = 1
which is provided at N˜S =∞ and N˜loadΣ = 0 (it is really impracticable).
At the draft proposal statement on the ampliﬁer development, frequency
distortion coeﬃcients modulus Mhigh and Mlow is usually set.
For ampliﬁers frequency responses calculation, they are usually con-
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sidered separately in the LF, MF and HF ranges, where Cs and
Ramp.out.(N˜loadΣ) are determined by preset values of |Mhigh|, |Mlow|,
fhigh, flow. Then ampliﬁers frequency responses are speciﬁed with the
help of general response K(jω).
3.2. Voltage ampliﬁers responses in the range of
medium audio frequencies
The inﬂuence of reactive elements can be neglected in the range of mid
audio frequencies, since two inequalities are carried out in it:
1
ωCs1
<< Rload; (3.1)
1
ωCloadΣ
<< Rload. (3.2)
In this case, the output circuit of the two-port network will look like in
Fig. 3.7.
Fig. 3.8. Voltage ampliﬁer frequency responses in the range of MF:
a  AFR; b  PFR; c  APFR.
The transfer coeﬃcient in this range will be determined by following
expression:
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Kjω = Kav =
KOC
Rout
1
Rout
+
1
Rout
= const.
Proceeding from this ampliﬁer frequency responses will have a following
appearance (see Fig. 3.8).
3.3. Low audio frequencies
The total load capacitance N˜loadΣ inﬂuence is often neglected in the low
audio frequencies range, but inﬂuence of Cs is taken into consideration,
since the inequality (3.2) is carried out at low frequency with margin,
and (3.1) is not carried out, that demands the coupling capacitor Cs
resistance being taken into account. In this case, the model of the output
circuit of the two-port network will look like depicted in Fig. 3.9.
Fig. 3.9. Model of the voltage
ampliﬁer output circuit
in the LF range
Fig. 3.10. The vector diagram of
the ampliﬁer in the low frequencies
range for CE circuit
The transfer coeﬃcient, or ampliﬁer gain in the low frequencies range
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Klow in this case will be determined by expression:
Kjω = Klow =
kav[
1− j 1
ωC · (Rout +Rload
] .
Determine the transfer coeﬃcient absolute value in the low frequencies
range for AFR construction:
|Klow| = Kav√
1 + b2
,
Where b = 1
ωCs · (Rout +Rload) .
According to received expressions, b grows and |Klow| decreases with
frequency decrease. AFR will look like resulted in Fig. 3.11 a.
Frequency distortions coeﬃcient in the low frequencies range (see
Fig. 3.11) is determined by expression:
Mlow =
Kav
Klow
= 1− j 1
ωCs · (Rout +Rload) ,
And its absolute value looks like:
|Mlow| =
√(
1
ωCs · (Rout +Rload)
)2
.
Hence, |Mlow|  characterizes a degree of |Klow| reduction in relation to
Kav and is determined for the lowest frequency of an ampliﬁed signal.
The multistage ampliﬁer frequency distortions coeﬃcient and absolute
value are determined by expressions:
Ilow.com = Ilow1 · Ilow2 · . . . · Ilown;
|Ilow.com| = |Ilow1| · |Ilow2| · . . . · |Ilown|;
At amplifying stages designing in the low audio frequencies range by pre-
set values of Rout, Rload, |Ilow|, flow, capacitor Cs required capacitance
value is to be determined:
Cs =
1√
(|Mlow|2 − 1) · ωlow · (Rout +Rload)
,
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Where ωlow  the lowest cut-oﬀ frequency of an input signal.
For an estimation of the phase shift, introduced by the ampliﬁer on low
frequencies, we shall plot the vector diagram for the amplifying stage
model, presented in Fig. 3.9.
From Fig. 3.10 it is possible to determine, that ϕlow > 180◦ ϕlow =
= ϕout − ϕin. At ω → 0ϕlow → 270◦, because Uav →∞. Hence, distor-
tions phase shift, introduced by CE amplifying stage, can be determined
as (see Fig. 3.11.d):
ϕdis.low = ϕlow − 180◦ = arccos
(
1
|Mlow|
)
In view of the above-stated, frequency responses of ampliﬁer AFR, PFR
and APFR in a range of LF will look like resulted in Fig. 3.11 a, b, c.
Fig. 3.11. Ampliﬁer frequency responses in the LF range:
a  AFR; b  PFR; c  APFR
3.4. Operation of the ampliﬁer in the high audio
frequencies range
Cs inﬂuence is neglected and the total load capacitance N˜loadΣ inﬂuence
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is taken into consideration in the high audio frequencies range, as N˜losdΣ
resistance becomes commensurable with Rload in the given frequency
range and is included in parallel, hence is impossible to be neglected; and
Cs resistor becomes negligibly small and is included in series with load,
therefore, can be neglected. In this case, the amplifying stage output
circuit, as the two-port network, will look like resulted in Fig. 3.12.
Fig. 3.12. Model of the amplifying stage output circuit
in the HF range
The transfer coeﬃcient or gain in the high frequency range Ehigh will be
determined by following expression in this case:
Ehigh =
kav
1 + j
ωCloadΣ ·Rout ·Rload
Rout +Rload
.
For AFR plotting, we shall determine the transfer coeﬃcient absolute
value:
|Khigh| = Kav√
1 + b2
,
Where b = ωCloadΣ ·Rout ·Rload
Rout +Rload
.
According to received expression, b grows and Ehigh absolute value de-
creases with frequency increase. In this case AFR looks like, shown in
Fig. 3.13 a.
The frequency distortions coeﬃcient is determined similarly:
Mhigh =
Kav
Khigh
= 1 + j
ωCloadΣ ·Rout ·Rload
Rout +Rload
.
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And its absolute value looks like:
|Mhigh| =
√
1 +
(
ωCloadΣ ·Rout ·Rload
Rout +Rload
)2
.
Distortions phase shift, introduced by the CE ampliﬁer stage in the HF
range is determined as:
ϕdis.high = ϕhigh − 180◦ = arccos
[
1
|Mhigh|
]
.
In view of the above-stated, the ampliﬁer frequency responses in the
HF range will look like resulted in Fig. 3.13. If transistor gain cut-oﬀ
frequency exceeds the ampliﬁer input signal maximal frequency fhigh on
the order or even in 3-5 times, then transistor inﬂuence on the ampliﬁer
frequency responses can be neglected.
If the given frequencies are commensurable, it is necessary to take into
consideration the transistor frequency properties.
Fig. 3.13. Ampliﬁer frequency responses in the HF range:
a  AFR; b  PFR; c  APFR
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RESUME
It is necessary to understand It should be memorized
1. Division of audio range in-
to low ≈(10300 Hz), medium
≈(300 Hz  5 kHz) and high
≈(5  30 kHz) audio frequencies.
2. What is the amplitude-
frequency response (AFR), its
representation.
3. What is the phase-frequency re-
sponse (PFR), its representation.
4. What is the amplitude-phase-
frequency response (APFR), its
representation.
5. Frequency distortions coeﬃ-
cients ML,MH essence.
6. Method of ampliﬁer gain de-
termination in the low frequencies
range.
7. How to plot the vector diagram
of the ampliﬁer in the low frequen-
cies range.
8. How to represent complex ML
on the complex.
9. Method of ampliﬁer gain deter-
mination in the high frequencies
range.
10. How to plot the vector diagram
of the ampliﬁer in the high fre-
quencies range.
11. How to represent complex MH
on the complex.
12. Method of ampliﬁer gain deter-
mination in the medium frequen-
cies range.
1. Ampliﬁer stage with standard
two-port network.
2. Model of voltage ampliﬁer in the
medium frequencies range.
3. Model of voltage ampliﬁer in the
low frequencies range.
4. Model of voltage ampliﬁer in the
high frequencies range.
5. Formulas:
K(jω) = K(ω) · ej·ϕ(ω)  ampliﬁer
complex frequency response,
ML =
KM
KL
, MH =
KMID
KH
 fre-
quency distortions coeﬃcients,
|K(jω)| = KMID =
=
KOC
KOUT
1
ROUT
+
1
RL
= const  abso-
lute value of medium frequencies
ampliﬁer transfer coeﬃcient,
K(jω) = KL =
KMID
1− jb  medium
frequencies ampliﬁer transfer coef-
ﬁcient, where
b =
1
ωCs · (Rout +Rload) ,
EH =
KMID
1 + jb1
 ampliﬁer gain in
the high frequencies range, where
b1 =
ωCLΣ ·ROUT ·RL
ROUT +RL
.
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It is necessary to be able to:
1. Deﬁne conceptions: audio frequencies; frequency responses (AFR,
PFR, APFR); models of voltage ampliﬁer in a sound frequencies range
(full model), in the high, medium and low frequencies range; frequency
distortions coeﬃcients ML, MH .
2. Write down voltage gains formulas in the low, medium and high fre-
quencies range (KMID , KL, KH); and frequency distortions coeﬃcients
formulas (ML, MH).
3. Solve problems of determination of ampliﬁer frequency responses, plot
the vector diagrams.
3.5. Tasks for current testing
3.5.1. Questions for monitoring
X Explain audio frequencies range division.
X Represent ampliﬁer stage with standard two-port network
model, deﬁne all model elements.
X Give a deﬁnition of ampliﬁer AFR, PFR and APFR, plot
it.
X Plot vector diagram and give assessment of low frequencies
ampliﬁer phase shift.
X Plot vector diagram and give assessment of high frequen-
cies ampliﬁer phase shift.
X What is distortion phase shift? How to determine it?
X Explain sense of frequency distortions coeﬃcientsML and
MH , give formulas.
X Plot frequency distortions coeﬃcients ML and MH on a
complex plain and determine ampliﬁer phase distortions ϕCL
and ϕCH .
X How ampliﬁer frequency responses will change at coupling
capacitor capacitance increase in 2 times?
X How ampliﬁer frequency responses will change at its out-
put resistance increase in 2 times?
58
3.5.2. Problems for individual solution
X Determine ampliﬁer coupling capacitor value CD by given
values: ROut=103Ω, RL=5 · 103Ω, |ML|=1, 1, fL=100 Hz.
X Determine ampliﬁer coupling capacitor value CP by given
values: ROut=103Ω, RL=3 · 103Ω, ϕCH=10◦, fL=100 Hz.
X Determine ampliﬁer input and output coupling capacitors
values CD1 and CD2 by given values: RIn = ROut = 1 kΩ,
RL = 3 · 103Ω, |ML| = 1, 2, fL = 100 Hz.
X Determine ampliﬁer input and output coupling capacitors
values CD1 and CD2 by given values: RIn = ROut = 1 kΩ,
RL = 2 · 103Ω, ϕCL = 20◦, fL = 100 Hz.
X Determine ampliﬁer input resistance value by given values:
RL = 10 kΩ, CLΣ = 103 pF, |Ms| = 1, 1, fH = 30 kHz.
X Determine ampliﬁer input resistance value by given values:
RL = 5 kΩ, CLΣ = 103 pF, ϕCH = 30◦, fH = 20 kHz.
X How distortion coeﬃcient |ML| will change at coupling
capacitor capacitance increase in 2 times?
X How distortion coeﬃcient |ML| will change at its output
resistance ROut decrease in 2 times?
X Determine distortions phase shift in low frequency range,
if |ML| = 1, 2.
X Determine distortions phase shift in high frequency range,
if |MH | = 1, 15.
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CHAPTER 4. POWER AMPLIFIERS
4.1. The signal source matching with the load
Power ampliﬁers classiﬁcation
There are 3 ways of the signal sources matching with the load:
• by the voltage;
• by the current
• by the power.
The problem of the voltage source matching with the load was solving
in earlier considered RC voltage ampliﬁers. In this case, the circuit of
the source connection to the load is resulted in Fig. 4.1.
Fig. 4.1. The circuit of the
voltage source connection
to the load
Fig. 4.2. The circuit of the
current source connection up
to the load
At the source matching with the load by voltage, it is necessary to pro-
vide the condition:
Uload → Ein or Uload ≈ Ein.
It is reached at Rin = Rload. If this inequality isn't carried out, then
the matching by the voltage is considered satisfactory, if Uload ∼= (0.3÷
÷0.7)Ein.
Uload =
Ein ·Rload
Ein +Rload
.
The matching by current is carried out, if it is necessary to provide the
load current equal or close to the input current
Iload → Iin or Iload ≈ Iin.
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In this case, the circuit of signal source connection will look, like as
resulted in Fig. 4.2.
The current source matching with the load will be provided at the fol-
lowing condition fulﬁlling:
Rin?Rload,
then
Iload ≈ Iin.
The signal matching with the load by power is applied when it is neces-
sary to receive the maximal power in the load:
Pload → Ploadmax or PL ∼= PLmax.
The circuit of the signal source connection up to the load in this case,
looks like the circuit of the voltage source connection up to the load
at the matching by voltage (see Fig. 4.1). However, the maximal load
power for this case will be provided by the equality of internal and load
resistances:
Rin = Rload.
This can be easily shown, having derived dPload(
Rin
Rload
) and equating it to
zero.
Such matching has to be carried out in power ampliﬁers, which are
usually the ﬁnal stages, providing the maximal or required load power.
In these stages for the ampliﬁer high output resistance matching with
the low-resistance load, output (matching) transformers are applied (see
Fig. 4.3).
In this case the load resistance, reduced to ampliﬁer output (or to the
transformer input), will be deﬁned by following expression:
R′load = Rload · n2,
where n = U1
U2
=
W1
W2
 the transformer ratio.
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Fig. 4.3. The ampliﬁer output
resistance matching
by power with load
Fig. 4.4. Operating points
position in power ampliﬁer
various operation classes
For the optimum matching by the power R′load = Rout and required
transformer ratio n is determined from last expression at known Rload
and Rout.
Single-ended and push-pull power ampliﬁers are distinguished. Push-pull
power ampliﬁers are applied at large load powers (Pload > (1-3)W). Pow-
er ampliﬁers operate usually in classes "A", "AB" and "B". Operating
points' position in these classes on the power ampliﬁer load line by direct
current is presented in Fig. 4.4.
In the class "A" mode, an operating point is selected in the active area
center (point O3 on Fig. 4.4), the signal increments relatively the oper-
ating point should be small at that, and be of order up to (30 ÷ 40)%
of the operating point coordinates. This mode is used in single-ended
ampliﬁers. In class "B", the operating point is chosen in the mode of
the transistor cutoﬀ (IB = 0)  point O1. The given operation mode is
applied in push-pull ampliﬁers. In class "AB", the operating point occu-
pies the intermediate position between classes "A" and "B" (point O2
on Fig. 4.4).
Stages eﬃciencies in classes "A", "AB" and "B" are accordingly 0.25÷
÷ 0.3; 0.3 ÷ 0.45; 0.45 ÷ 0.6. Nonlinear distortions increase with stage
eﬃciency growth at that. Power ampliﬁers are constructed according to
the transformer and non-transformer schemes.
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4.2. Single-ended power ampliﬁers
The schematic diagram of the single-ended power ampliﬁer is resulted in
Fig. 4.5.
Fig. 4.5. Schematic diagram of the single-ended power ampliﬁer
Apparently, from Fig. 4.5, the power ampliﬁers circuits' construction
principle is similar to the considered earlier principle of the RC voltage
ampliﬁers construction. The diﬀerence lies in output transformer Òð1,
providing load resistance matching with ampliﬁer output resistance, be-
ing connected up instead of resistor RK . The schematic diagram of the
power ampliﬁer is supplied, usually, with the thermo stabilization el-
ements, which are shown in Fig. 4.5 by dotted line. Their operation
principle and the design procedure are resulted in chapter 5.
1. The power ampliﬁer calculation by the direct current.
The load resistance Rload, load power Pload, input signal band-
width boundaries flow ÷ fup, the frequency distortions coeﬃcients
|Mload|, |Mup| nonlinear distortion factor γtotal, temperature instabili-
ty factor S and temperatures operating range (see chapter 5) are set at
the power ampliﬁers design.
The choice of the transistor type is carried out with transformer ηtr (the
larger Pload the larger ηtr) and stage ηstage eﬃciencies being taken into
account.
The powers at power ampliﬁer output (on the transformer primary wind-
ing) and consumed by the ampliﬁer from a power supply are deﬁned
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accordingly:
Pcask =
Pload
ηtr
;
Pin =
Pcasc
ηcasc
.
Then, the transistor dissipated power:
Ppas.perm ≥ Pin.
The transistor type is selected according to the permissible dissipated
power and the ampliﬁcation cut-oﬀ frequency. At that fout.off ≥ (3÷
÷ 5)fup.
The electromotive force (EMF) of self-inductance, aspiring to maintain
the constant collector current, arises in the transformer at the collector
current reduction. Hence, this EMF is directed according to EC and is
approximately equal to the power supply voltage. So, EC with EMF
of self-inductance taken into consideration, should not exceed half of
UCE.perm. The reserve 10÷ 20% is usually recommend to take, then:
EC < 0.5 · UCE.perm.
Fig. 4.6 depicts output transistor i-v characteristics with dc and ac load
lines, traced through them, with selected operating point. The operating
area on the transistor characteristics settles more to the left and below
of permissible values UCE.perm, ICE.perm, Ppas.perm. (see Fig. 4.6).
The transformer primary winding resistance deﬁnes the dc load line
slope. This resistance may be considered equal to 0 at the ﬁrst approxi-
mation, and hence, the load line passes vertically (the line 1 on Fig. 4.6).
The operating point is selected approximately in the center of iv charac-
teristic operating area, taking into account the ampliﬁer operation mode
in the class "A".
2. The power ampliﬁer calculation by alternating current.
Firstly, position of the load line by the alternating current is corrected,
which slope will be deﬁned by the reduced load resistance R′L subject to
the transformer eﬃciency
R′load =
Rload · n2
ηtr
≈ Rout.V T .
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Fig. 4.6. The transistor output iv characteristic and
maximum permissible parameters values
n =
√
R′load · ηtr
Rload
.
Load line slope angle is deﬁned, tracing it through two points (EC ; 0)
and (0; ISC) (the line 2 on Fig. 4.6), where
According to the superposition principle, that is true for the linear mode
of the class "A", the load line by the alternating current has to be trans-
ferred into the operating point "O" by the direct current (a line 2' on
Fig. 4.6). From this load line position follows, that voltage UCE can reach
2EC at small currents IB .
The ampliﬁer is represented with linear electric model for its calculation
by alternating current, which looks like, resulted on Fig. 4.7.
Fig. 4.7. Linear electric model of the power ampliﬁer
Here: LS1  primary leakage inductance;
L1  the primary inductance;
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LS2 · n2  leakage inductance of the secondary winding, reduced to pri-
mary;
r1  the primary winding resistance;
r2 · n2  the secondary winding resistance, reduced to primary.
The following inequalities are carried out in the range of mid audio fre-
quency range, for correctly designed transformer:
ω · LS1 + ω · LS2 · n2 << Rload · n2; (4.1)
ω · L1 >> Rload · n2. (4.2)
The leakage inductances, in view of their small resistance, and magnetiz-
ing circuit inductance, considering the big resistance may be neglected,
reasoning from these inequalities. Hence, the transformer eﬃciency is
possible to deﬁne from the simpliﬁed model by following expression:
ηtr =
I2 ·Rload · n2
I2 · (Rload · n2 + r1 + r2 · n2) =
Rload · n2
Rload · n2 + r1 + r2 · n2 .
The magnitude in denominator is the ac transformer resistance, relative-
ly primary winding R∼ and deﬁnes the ac load line slope angle
R∼ = Rload · n2 + r1 + r2 · n2.
To provide the optimal matching by power Pload = Ploadmax, the ac
transformer resistance can be tentatively deﬁned in the following way:
R∼ = Rout.tr =
1
h22E
.
An optimum slope of the ac load line is chosen, providing the maximal
load power, when ac calculating ampliﬁer. Suggested procedure, resulted
below is used for this.
Fig. 4.8 represents the transistor output i-v characteristics with three
various positions of the ac load.
The load power will be proportional to the transformer primary winding
power, which in turn, can be determined by following expression:
P1 =
∆UCE ·∆IK
2 · √2 · 2 · √2 =
∆UCE ·∆IC
8
,
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Fig. 4.8. The transistor output i-v characteristics for the load line
optimum position determination
where ∆UCE and ∆IC  the doubled transistor voltage and collector
current amplitudes (see Fig. 4.8) at the maximal input signal.
Consider extreme cases of the ac load line position:
• If R∼ = 0, then ac load line is located vertically. At that the
increment of voltage ∆UCE = 0, and hence, the 1-st winding power
P1 = 0.
• If R∼ → ∞, then ac load line is located horizontally. Accordingly
current increments ∆IC = 0, and therefore, power P1 = 0.
Hence, it is possible to build the power 1 dependence on resistance R∼
(see Fig. 4.9).
R∼ is selected by this dependence, providing the maximal power, and
hence, optimum ac load line position. For the load line 2 (R∼2), the P2,
3 (R∼3)  P3, 1 (R∼1)  P1 are deﬁned (see Fig. 4.9). Having constructed
function by values P1, P2, P3 it is possible to ﬁnd optimum value R∼opt
67
Fig. 4.9. Dependence of power P1 on resistance R∼
and Pmax. R∼ is this value in the cited variant. The estimation of the
load power is made after that:
Pload = P1max · ηtr.
If this power appears less, than set one, another, more power transistor
is to be chosen, and if more  an input signal to be reduced.
For the nonlinear distortions estimation, it is necessary to build the
through characteristic and to deﬁne nonlinear distortion factor g at the
preset input signal. It should be less than or equal to the given. The
design procedure of nonlinear distortions will be described in chapter 5.
Frequency responses of power ampliﬁers are similar to those of RC-
ampliﬁers. At low frequencies, the responses are inﬂuenced with primary
inductance L1, and at high with leakage inductance of primary and sec-
ondary windings (see Fig. 4.7).
1. Conclusions.
Power ampliﬁers calculation is expedient for carrying out by the following
procedure:
• to make the calculation of ampliﬁer operation by the direct current.
Having received resistance of the transformer primary winding equal
0, the load line is to be lead vertically, and the operating point is cho-
sen on it, approximately at the center of active area of the transistor
iv characteristic.
• linear electric model of the ampliﬁer is built and the load line by
the alternating current is leaded.
• optimum position of the load line is deﬁned.
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• given load power is checked for being provided in the load, if no,
then another transistor to be selected.
• to build the through characteristic. To deﬁne the nonlinear dis-
tortion factor for the preset input signal. To check the matching of
received nonlinear distortion factor with the preset one. If received
value exceeds the preset, then measures are to be taken for its reduc-
tion (the operation point position is corrected, or the more powerful
transistor is chosen).
4.3. Push-pull ampliﬁers
Fig. 4.10 depicts the schematic diagram of the power ampliﬁer. Usually,
push-pull power ampliﬁers operate in classes "AB" or "B". The trans-
former TP2 is necessary in given circuit for creation of two voltages,
equal by magnitude and opposite by phase, controlling the operation of
transistors V T1 and V T2. Resistors R1 and R2 provide the operation
mode of the ampliﬁer in classes "AB" or "B". R2 is bridged with the
capacitance CB , in order to avoid losses of voltage by the alternating
current on it.
Fig. 4.10. The schematic diagram of push-pull power ampliﬁer
Calculation of the dc operation mode is similar to the single-ended pow-
er ampliﬁer case. Fig. 4.11 shows the oscillograms, illustrating the dc
operation mode. Oscillograms correspond to classes "B".
Obtain IC1 ·W1 and IC2 ·W1 being directed into the same direction in
the transformer TP1 for odd harmonics (1,3,5,. . . ), coinciding with IC1
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hence, the load power is doubled:
Pload = 2P.
Fig. 4.11. The operation oscillograms of the single-ended power ampliﬁer in
the class "B" mode
For even harmonics, IC1 ·W1 and IC2 ·W1, directed in transformer TP1 in
the opposite directions, resultant magnetizing force is equal to zero under
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ideal symmetry, hence, there are absent nonlinear distortions by even
harmonics. Constant components, as well as even harmonics, are also
opposing and provide operation modes of the output transformer without
magnetic biasing. As there are no absolutely symmetrical transformers
and transistors (even under integrated circuits application  transistors
assembly), then the coeﬃcient of skewness b is introduced into formulas
of nonlinear distortions, considering the degree of transistors skewness.
For selected transistors and transistor assemblies in the integrated form
(b = 0.01 ÷ 0.05), thus distortions are so small, that they are often
neglected. For non-selected transistors (b = 0.1 ÷ 0.15) and nonlinear
distortions are deﬁned from expression:
γcom =
√
(γ2b)2 + γ23 + (γ4b)2.
The advantage of class "B" is in its possessing the greater eﬃciency
(ηcasc ≈ 0.5 ÷ 0.6) but the greater nonlinear distortion factor as well.
The 3-rd harmonic, causing the typical shape, is often accented in the
output voltage (see Fig. 4.11).
As there is no magnetic biasing of the transformer core in push-pull pow-
er ampliﬁer, so its overall dimensions will be approximately in 2 times
less in comparison with the transformer of the single-ended power ampli-
ﬁer. In addition, nonlinear distortions are signiﬁcantly less and eﬃcien-
cy greater in push-pull ampliﬁers. Instead of the matching transformer
(TP2) it is possible to apply phase-inverting stage.
4.4. Transformerless power ampliﬁers
Transformerless power ampliﬁers are applied with the purpose of am-
pliﬁers downsizing and weight reducing and their frequency responses
improvement. However, thus questions of the load resistance matching
(matching) with the output resistance of the transistor stage become es-
sentially complicated. It is necessary to provide by means of the transis-
tor type selection its output resistance 1h22 being approximately equaledto the load resistance. Therefore, powerful transistors are required at the
low-resistance load.
The circuit with load direct connection to the power ampliﬁer output on
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Fig. 4.12. Transformless power ampliﬁers on the same transistors
Fig. 4.13. Transformerless power ampliﬁers on diﬀerent-type transistors
the same (p-n-p or n-p-n) transistors is resulted in Fig. 4.12 a, and with
load connection through the capacitor  in Fig. 4.12.
Circuits demand two anti-phased input signals, not connected to the am-
pliﬁer common bus. It creates some technical inconvenience and wors-
ens circuits' interference immunity by inputs. The circuit with load di-
rect connection demands two power supplies, providing point 1 potential
equaled to zero (of the common bus). The circuit with load connection
through capacitor C does not demand point 1 potential equaled to zero
(Fig. 4.12), therefore the circuit is supplied from one power supply.
One of the transistors opens, another  closes under input signals inﬂu-
ence, that provides the current ﬂow through the load in one or other
(opposite) direction. Equality of transistors V T1 and V T2 output resis-
tances to the load resistance provides the maximum load power.
Fig. 4.13 a, b shows power ampliﬁers circuits on diﬀerent-type transis-
tors, that allows to use one (common) input signal source. Fig. 4.13 a
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represents the circuit with load direct connection, and Fig. 4.13  with
load connection through the capacitor.
Also disadvantage of these circuits is low interference immunity, as the
input signal source cannot be connected to the ampliﬁer common bus.
RESUME
It is necessary to understand It should be memorized
1. Conditions of signal source
matching with loading by volt-
age (Rin = Rload), by current
(Rin?Rload), and by power (Rin =
Rload).
2. Working classes of power ampli-
ﬁers (A, AB, B) and their general
quantities (ηA=0.25÷ 0.3;
ηAB = 0.3 ÷ 0.4; ηB = 0.4 ÷
÷0.6; ).
3. The output transformer of pow-
er ampliﬁer's deﬁnition that pro-
vides the load resistance matching
with output ampliﬁer resistance.
4. Calculation method of power
ampliﬁer by the direct current.
5. Calculation method of power
ampliﬁer by the alternating cur-
rent.
6. Determination method of opti-
mum loading line with an alternat-
ing current.
7. Magnetizing inﬂuence of out-
put transformer on the eﬀect of
its usage possibilities, i.e. the in-
complete using of transformer steel
strength.
1. Linear electric model of power
ampliﬁer.
2. Linear electric model of power
ampliﬁer on the middle audio fre-
quencies.
3. Linear electric model of power
ampliﬁer on the low audio frequen-
cies.
4. Linear electric model of pow-
er ampliﬁer on the high audio fre-
quencies.
5. The single ended power ampliﬁ-
er scheme.
6. The two-step power ampliﬁer
scheme.
7. Formulas:
n =
√
R′load · ηtr
Rload
 it is a trans-
formation coeﬃcient of the output
transformer
P1 =
∆UCE ·∆IC
8
 it is a power
in the transformer primary wind-
ing
Pload=P1 · η(tr)  loading power
γcom =
√
(γ2b)2 + γ23 + (γ4b)2 
nonlinear distortions in the two-
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RESUME
8. Construction features of two-
cycle power ampliﬁers.
9. Calculation method of nonlinear
distortions of two-cycle power am-
pliﬁers.
10. Construction method of power
ampliﬁers without transformers on
of the same types transistors.
Construction method of power am-
pliﬁers without transformers on
the multi-type transistors.
step power ampliﬁers. Where b is
a asymmetry coeﬃcient of transis-
tors.
It is needed to be able:
1. To deﬁne a conceptions: load matching conditions with output ampli-
ﬁer resistance; linear electric models of power ampliﬁer on middle, low,
audio high-frequencies; single-ended and two-step ampliﬁers; ampliﬁers
without transformers.
2. To write down formulas for the calculation of nonlinear distortions
of two-cycle power ampliﬁer, transformation coeﬃcient of the output
transformer, power in the primary winding of transformer and loading.
3. To work out the calculations of single-ended and two-step power am-
pliﬁer tasks, and ampliﬁers without transformers as well.
4.5. Tasks for current testing
4.5.1. Questions for monitoring
Explain the power ampliﬁers signal source matching with load.
X Name and describe the operation classes of power ampli-
ﬁers.
X What are the features of power ampliﬁers calculation by
74
the direct current.
X Explain the ﬁtting criterion between EC and UCE.ad for
the power ampliﬁers.
X Describe linear electrical model of power ampliﬁer, as nor-
mal two-port.
X What is output transformer purpose in the power ampli-
ﬁers? What is determination of required transformer coeﬃ-
cient?
X Explain the eﬀect of the incomplete using of output trans-
former possibilities through the primary winding magnetiza-
tion eﬀect in the step-by-step power ampliﬁers.
XWhat are preferences of two-step power ampliﬁers in com-
parison with single-ended power ampliﬁer?
X Name the calculations features of nonlinear distortions in
the two-cycle power ampliﬁers.
4.5.2. Problems for independent and individual solution
X Take account the operating regime of power ampliﬁer by
direct current on the CE bipolar transistor, providing power
0.3 W at load 0.6 Ω. Deﬁne the transistor type, point the
principle scheme.
X Take account the operating regime of power ampliﬁer by
the alternating current on the CE bipolar transistor provid-
ing power 0.3 W at load 0.6 Ω. Deﬁne an optimum loading
line and transformation coeﬃcient of transformer.
X Represent the linear electric model of power ampliﬁer for
the low audio frequencies. Deﬁne the frequency distortions
coeﬃcient Mlow. Take account L1 at |Mlow| = 1.1 and typi-
cal ampliﬁer parameters.
X Represent linear electric model of power ampliﬁer for the
high audio frequencies range. Deﬁne the frequency distortions
coeﬃcientMup. Calculate LS at |Mlow| = 1.1 and typical am-
pliﬁer parameters.
X Point the frequency distortions coeﬃcients Mlow and Mup
on a complex area and set phase distortions ϕCL and ϕCH .
X Take account nonlinear distortions of single-ended and
two-step power ampliﬁer at spectral composition of collec-
tor current: Imax1 = 10 mA; Imax2 = 4 mA; Imax3 = 3 mA;
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Imax4 = 2 mA.
X Draw operating oscillograms of power ampliﬁers without
transformers on of the same types and multi-type transistors.
76
CHAPTER 5. ANALOG
MICROELECTRONIC STRUCTURES
5.1. Classiﬁcation of the analog integrated circuits
and the elements of their circuitry, reciprocal
components, output stages
Equipment construction on the grounds of the analog integrated circuits
(AIC) is based on integrated circuits (IC) multiple uses in combination
with various external elements. For example, it is possible to obtain
circuits of addition, reduction, multiplication, division, diﬀerentiation,
integration, taking the logarithm and so, on the basis of the direct current
operational ampliﬁers (DCPA).
The area of application of the linear AIÑ is analog and digital circuitry,
measuring devices, blocks of the COMPUTER, power units, device of a
radio communication, systems of telemetry and etc.
The nomenclature of AIÑ is:
• ampliﬁers with the single stage, diﬀerential input stage;
• multistage ampliﬁers;
• operational ampliﬁers;
• high-frequency ampliﬁers;
• radiofrequency ampliﬁers;
• power units (stabilization).
AIÑ is distinguished of a small-, medium-, large- and very large scale
integration  SSI, MSI, LSI,VLSI.
• SSI are single, multistage, elementary OA; number of the elements
on a chip up to 100.
• MSI are the elements of DAT, ADT type; with the amount of
elements on a chip up to 103.
• LSI is the processor, memory elements; with 104 elements on a
chip.
• VLSI are powerful processors, large memory capacity, with more
than 105 elements on a chip.
The sizes of a chip are from several square millimeters up to square
centimeters.
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The advantages of the IC are:
• much smaller dimensions and weight, power consumption, than of
assembled on a discrete components;
• higher vibration, impact and radiation resistance;
• very high reliability (IC reliability is equated to a reliability index
of one typical element);
• much less cost at mass production;
• high identity of integrated circuits elements parameters;
• integrated circuit high temperature stability (identical temperature
regime and basic elements characteristics).
Classiﬁcation:
 ÎA are the multi-purpose structures, on the basis of which various
functional devices (digital devices and apparatus components) are con-
structed.
 Instrumentation AIÑ are the multi-purpose high-precision devices in-
tended for performance of accurate transformations of electrical signals.
They can include both analog and digital elements of circuitry. They are
applied with close feedbacks to increase an analog devices stability.
 Radiofrequency AIÑ are for transformation and ampliﬁcation of sig-
nals of radio engineering devices, circuits, communication networks op-
erating in a radio band 100kHz-100MHz.
 Power AIÑ are for application in power units and power ampliﬁers
(electronic stabilizers; power output stages).
Components of AIÑ, fabrication technique. In each of the considered
classes it is possible to allocate:
• universal IC (circuits of common application)
• special IC (circuits of customized application)
IC of common application are carried out on common SC substrate ac-
cording to fabrication technique, therefore they are named semiconduc-
tor (SC) or monolithic (MIC). ICs of a high integration scale suppose
several SC substrates located one over another. Monolithic IÑ are univer-
sal and they are characterized by relatively small accuracy of parameters,
as it is impossible to make parameters correction or adjustment in one
fabrication cycle, therefore the resistors rates tolerance is received ±15%
by this technology (such IÑ cost is very low).
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IC of customized application is the hybrid-ﬁlm IÑ. At this technology,
the reception of elements with rates tolerances of ∼ 1% is possible. The
basic elements of the monolithic IÑ are the transistors and resistors,
and the basic components of the hybrid-ﬁlm IÑ are the resistors and
capacitors with RL rates high accuracy and CL1 ≈ 1% and wider than
in monolithic band. Evaporation of resistors is carried out with the help
of metals (nichrome), which ÒCR is less, than at semiconductors. The
transistors are applied as discrete elements.
Transistor on a silicon basis of n-p-n type is the basic element for the
semiconductor technology. Parameters rough value is:
UCBtest = 40÷ 100V
UBEtest = 6V ;
h21E = 50.
Transistors with very high gain (super-beta) are also made, h21E ∼= 5000
at that. Transistors are used to get diodes, with BE being closed, and
BC junction is used as the diode having parameters:
Irev < 0, 1mA;
Udir.BC = 0, 6V.
The resistors are received by a method of diﬀusion based on the main
semiconductor (silicon), the thinner evaporation, the bigger resistance of
resistor. Resistors rates are: R=1Ω÷500Ω with a class of accuracy 15%.
p−n junction is used in a cut-oﬀ state to receive capacitors. It is possible
to get capacitances of the order of C = 1÷100pF depending on blocking
voltage quantity. For hybrid-ﬁlm technology, the basic elements are the
resistors and the capacitors. Resistors are more stable, and they have
lower ÒCR and wider rates range.
R = 1Ω÷ 20MΩ, accuracy 3%;
C = 10pF ÷ 3µF, accuracy 3%.
In this technology, the discrete transistors are applied in unpacked ver-
sion. The typical feature of integrated circuitry is the presence of recipro-
cal components. When making IC characteristics of the elements result
rather a close and interconnected at external conditions change. Fig. 5.1
depicts the ampliﬁer stage circuit, where RC and RE are reciprocal com-
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ponents, therefore gain practically will not change at the external factors
change KU ≈ −RC
RE
.
Fig. 5.1. The amplifying
stage
Fig. 5.2. The circuit of diﬀerential stage
Fig. 5.2 represents the IÑ typical diﬀerential stage, where transistors V T1
and V T2 are reciprocal components in addition to resistors. Having sim-
ilar and identical characteristics they essentially reduce the temperature
drift and power supplies instability drift, simplify the stage balancing,
and also cause the cophased signal eﬀective suppression (damping).
Damping ratio of the cophased signal (CSDR) is determined by expres-
sion:
CSDR =
KUdif
KUcoph
,
where KUdif ,KUcoph  is the gains for the diﬀerential and the cophased
signals accordingly.
KUdif in an ideal case is equal to zero, in real is about unit. It is desirable
to have CSDR about 105 − 106.
Ampliﬁer drift is determined mainly by the input stage: temperature
drift, elements time instability. Drift of diﬀerential stage is less than
that of single on the order. If to execute the diﬀerential ampliﬁer in
integrated form, then its drift results an order - two less than in case
with discrete transistors, it also has the cophased signal damping ratio.
Diﬀerential ampliﬁer is set at OA input, as a rule, to suppress pickups
and amplify Uin. The length of input wires to signals sources should be
as shorter as possible, with shielding use.
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The typical circuit of the diﬀerential input stage in integrated form is
given in Fig. 5.3. Transistor V T3 works in a current source mode, has
the large internal resistance and improves the stage characteristics. The
application of temperature compensation elements (V D1, R1 and R2)
allows improving essentially the temperature characteristics of the stage.
Fig. 5.3. The typical circuit of the DCOA entrance stage
5.2. Shifts voltage, input currents and their
temperature drifts
Drifts voltage. The sensitivity of the diﬀerential input stage is determined
by the sum of drifts voltages and their temperature drifts:
UshΣ = Ush + U ′sh(I
′
sh) + Ush(t
◦) + U ′sh(t
◦) (5.1)
The sum of drifts voltages UshΣ determines threshold sensitivity of the
ampliﬁer, since the signals ampliﬁcation is possible at Uin > UinΣ. Hence,
the less UshΣ, the more the sensitivity of the input stage and ampliﬁer
as a whole.
The voltages UBE diﬀerence of the ﬁrst and second transistors of the
diﬀerential input stage at equal collector currents is understood as shift
voltage UshΣ. Let Ein = 0, then the diﬀerential stage bases B1 and B2
are connected to the common bus, there is a shift voltage between bases,
this voltage ampliﬁes by the ampliﬁer in KUdif times:
Ush = UBE1 − UBE2 at IC1 = IC2;
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Ush ·KUdif = Uout.
A voltage adjusted source equaled Ush but of opposite sign is connected
up to one of the inputs for the Ush compensation. Hence, Ush is a voltage
is to be supplied the ampliﬁer input to receive "0"on its output. Ush
can be compensated at nominal (average) temperature. Ush(t◦) changes
with change of temperature and is impossible to be compensated, i.e.
the temperature drift takes place.
For the diﬀerential stages constructed on discrete elements, Ush ∼= 10÷
÷ 100mV, and for stages in integrated form Ush ∼= 1 ÷ 10mV, in other
words stages and the ampliﬁers in integrated form have considerably best
characteristics.
The temperature drift Ush. The voltage shift drift is determined by volt-
age UBE temperature drift. It is theoretically proved, that
dUsh
dT
=
=
Ush
T
. Hence, the temperature drift of voltage shift is proportional
to Ush. As integrated form diﬀerential stage Ush is an order less, than in
discrete case, the temperature drift Ush of circuits in integrated form is
also order lower. Let dUsh
dT
= C, then
Ush(T ) = C · T, (5.2)
where Ush(T )  is the linear function of temperature with angular slope
coeﬃcient C. Temperature drifts Ush for two integrated circuits with
the shift voltage of 1 mV (1) and 5 mV (2) are submitted in Fig. 5.4.
Characteristic 2 slope is in 5 times more, than characteristic 1.
It is necessary to supply 1 mV for the ﬁrst integrated circuit (1' ) and
5 mV for the second (2' ) for Ush compensation at average temperature
(300◦ K). Static component Ush compensation raises threshold sensitivi-
ty of the ampliﬁer. Threshold sensitivity for the second integrated circuit
is in 5 times worse, than for the ﬁrst. Hence, the lower an integrated
circuit voltage shift, the lower coeﬃcient C and higher the threshold
sensitivity.
The input currents, diﬀerence input current and their temperature drifts.
Stage dc mode (Fig. 5.5) is calculated in such a manner that the bases
potentials (point 1 and 2) in relation to the common bus (point 0) are
82
Fig. 5.4. Dependence of the shift voltage on temperature
equal to zero (ϕ1 = ϕ2 = 0), allowing input signals sources Ein con-
nection directly between inputs (point 1 and 2) and common bus. At
that, Ein are equal by quantity, but are antiphased. Even at internal
resistance equality of rin1 = rin2 input currents Iin1 6= Iin2 (are close,
but not equal), therefore the potentials of points 1 and 2 are diﬀerent.
U10 = Iin1 · rin1 6= U20 = Iin2 · rin2.
Hence,
U21 = U20 − U10 = rin(Iin1 − Iin2) = Iin.dif · rin,
where Iin.dif is diﬀerence input current determined by asymmetry of
input currents.
If Ein = 0, the voltage U21 = Iin.dif ·rin takes place between bases, being
ampliﬁed by the amplifying stage with gain KUdif , that shifts "0"on an
output of the ampliﬁer in addition to voltage shift:
Uout = U21 ·KUdif 6= 0,
The shift voltage, caused by input diﬀerence current U ′sh = U21 =
= Iin.dif · rin is similar to considered earlier Ush and acts in parallel
with it. It is recommended to reduce input currents for Ush reduction,
resulting in Iin.dif reduction, and to apply the stage in integrated form
having the greater symmetry and then, smaller input current. It it al-
so recommended to apply sources of input signals with small rint · Ush
and U ′sh(Iin) are commensurable as a rule, which demands of both shift
voltages to be taken into account.
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Fig. 5.5. The diﬀerential input stage, input currents
The input currents are those of diﬀerential input stage bases.
Iin = IB =
IC
β
, (5.3)
where β = h21E of the appropriate transistor. It is theoretically proved,
that
dIin
dT
= −C · Iin. (5.4)
Hence, it is necessary to reduce Iin for reducing drift caused by input
current for the purpose of what the diﬀerential stage in a micro-currents
mode Iin ≈ (1÷ 10µA) is put.
Similarly, input diﬀerence current drift
dIin.dif
dT
= −C ′ · Iin.dif ,
Therefore for drift reduction it is necessary to reduce Iin.dif .
If the stage is executed in integrated form, the transistors are matched
by β with an error about 5 %, then the drift Iin.dif will be in 20 times
less than Iin, drift.
The Iin and Iin.dif also is proportional to C ′  drift characteristic slope,
which is nonlinear function of temperature. For convenience of accounts
this nonlinear function is approximated by two straight lines with angu-
lar coeﬃcients 1, 5%
/
degree
and −0, 5%/
degree
with transition point at
temperature 25◦ (see Fig. 5.6).
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Fig. 5.6. Dependence of the drift C characteristic slope on temperature
When calculating temperature drift caused by input currents, coeﬃ-
cient C ′ is considered equaled −0, 5%/
degree
for T > 25◦, and C ′ =
= −1, 5%/
degree
for T < 25◦T .
The partial drift compensation happens, because coeﬃcient C is positive
for temperature drift caused by a shift voltage (Ush(T ) = CT ) and C ′  is
negative for the drift, caused by input currents U ′sh(T ) = Iin.dif (T )rin.
5.3. Operational ampliﬁers, equivalent circuit of
the ampliﬁer
The operational ampliﬁers of a direct current (DCOA) are widely
widespread base element of analog circuitry, on which base the linear
and nonlinear functional generators can be realized, i.e. practically any
mathematical functions can be realized by hardware. DCOA designation
on the electrical circuits is given in Fig. 5.7.
Fig. 5.8 depicts DCOA equivalent circuit. There are input resistances
Rin1 and Rin2 between inputs (the bases of diﬀerential input stage tran-
sistors) and common bus, the input base currents Iin1 and Iin2 are sim-
ulated by the appropriate current sources. Rin.dif represents resistance
between stage bases and a voltage between bases is simulated by UshΣ.
Rin1, Rin2,, Iin1, Iin2, Rin.dif , UshΣ, Rout.dif.f , KOC  are possible to
determine for speciﬁed integrated circuits by hand-books.
Total shift voltage UshΣ and input currents Iin1, Iin2 are sources of errors
of a speciﬁed integrated circuit (DCOA).
The ampliﬁer having the following parameters is considered as ideal
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Fig. 5.7. The
conventional graphic
presentation of
DCOA
Fig. 5.8. The equivalent circuit of DCOA
DCOA:
KU →∞; Rini →∞; Rout → 0; fcutoff →∞;
Ush → 0; Iini → 0; Ush(T )→ 0; Iini(T )→ 0; ∂Ush
∂Usup
→ 0.
Real DCOA has parameters close to ideal:
KU = 103÷105; Rini = 10−100 kΩ; Rout = 200−600 Ω; (without FB);
fcutoff = 10MHz; Ush = 1 mV ; Iini = 1 µA (for Darlington circuit
of 0.1µA).
It allows assuming real DCOA being close to ideal.
OA with external elements are treated as computing ampliﬁers. Fig. 5.9
shows computing OA, realizing functions of inverting ampliﬁer. It can be
functions of integration, diﬀerentiation, summation, taking of logarithm
etc. Point 1 is a virtual conventional zero for computing OA. It is possible
to prove that by voltage between terminals 1 and 0 being U10 =
Uout
Kat any output voltage value, where K is an integrated circuit gain. U10
when K → ∞, providing voltage conventional zero in a point 1. As it
will be shown in the following chapters, the assumption on U10 → 0
essentially simpliﬁes computing ampliﬁers calculations.
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Fig. 5.9. Circuit of the computing ampliﬁer
RESUME
It is necessary to understand It should be memorized
1. Types and kinds of analog cir-
cuit classiﬁcation.
2. The basic components of analog
integrated circuits: transistors, re-
sistors, capacitors.
3. The technologies of making cir-
cuits, reciprocal components (tran-
sistor, resistor).
4. Shift voltage is appeared as the
voltages diﬀerence of the diﬀeren-
tial input stage at equal collector
currents.
5. The voltage shift drift is deter-
mined by voltage UBE tempera-
ture drift and it is a linear function
of temperature.
6. The input currents are those of
diﬀerential input stage bases.
7. The temperature drift of the in-
put currents is proportional to this
currents
8. The sensitivity of the diﬀeren-
tial input stage is determined by
the sum of drift voltages and their
temperature drifts
1. The parameters of reciprocal
components, the examples.
2. The typical circuit of the DCOA
entrance stage.
3. Voltage shift drift technique of
calculation.
4. The temperature drift of the in-
put currents technique of calcula-
tion.
5. The equivalent circuit of DCOA.
6. The circuit of computing ampli-
ﬁer.
7. The formulas:
Ush = UBE1 − UBE2  the shift
voltage, if IC1 = IC2, then
dUsh
dT
= C  the voltage shift drift;
U21=U20−U10=rin(Iin1−Iin2)=
= Iin.dif · rint  shift voltage,
caused of diﬀerence input current,
dIin.dif
dT
= −C ′ ·Iin.dif  diﬀerence
input current drift.
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RESUME
9. Ideal DCOA have the following
parameters: KU→∞;
Rin→∞;Rout→∞;Ush→∞;
fcutoff →∞; Iini → 0.
10. OA computing amplﬁers with
external elements.
You should be able to:
1. Designate concepts: analog circuits, technology of production, recip-
rocal components; shift voltage, input currents, diﬀerence input currents
and their temperature drifts; real and ideal OA, their parameters, com-
puting ampliﬁers.
2. To write down the formulas for the basic parameters and diﬀerential
stage DCOA and their temperature drifts.
3. To solve tasks on calculating of ampliﬁres temperature drifts, to ﬁnd
out the sensitivity of the diﬀerential input stage DCOA.
5.4. Tasks for current testing
5.4.1. Questions for monitoring
X What elements of integrated circuits are reciprocal ele-
ments?
X What inﬂuence have the reciprocal components on the
characteristics of circuits ?
X Explain physical essence of diﬀerential stage shift voltage,
determine its value and temperature drift.
X What is the inﬂuence of shift voltage on the drifts size?
X Determine the inﬂuence of the diﬀerential stage input cur-
rents and diﬀerence input current on value of additional shift
voltages, ﬁnd out its meaning.
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X Establish the dependence of additional voltage on the tem-
perature, caused by input current diﬀerence.
X What is OA, computing OA? Show its display.
X Draw the equivalent circuit of DCOA and specify main
origin of errors.
X Give the parameters of the real DCOA.
X Explain the term "Virtual zero"of the DCOA.
X Specify focused meanings of the transistors parameters of
the n− p− n type in the semiconductor technology.
X Compare the resistors parameters in the semiconductor
and hybrid-ﬁlm.
5.4.2. Problems for independent and individual solution
X Determine the reciprocal components at the single-cycle
and diﬀerential stages. Explain its inﬂuence on the gains,
temperature drift, drift from instability of power supplies.
X Determine the damping ratio of the cophased signal CS-
DR, the ways of its increasing, typical parameter.
X Count by direct current the typical circuit of the diﬀeren-
tial input stage DCOA (Fig. 5.3).
X Count and display the graphic dependence of the shift
voltage on diﬀerential stage temperature in integrated form
(Ush = 2 mV ) and on the discrete transistors U ′sh = 50 mV
in the range of temperatures 20± 40◦C.
X Count and display the graphic dependence of the shift
voltage U ′sh, determined by the diﬀerence input currents, on
diﬀerential stage temperature in integrated form (Iin.dif =
= 1 ηA, rint = 1 kΩ) in the range of temperatures 20±40◦C.
X Specify the parameters of the ideal DCOA and give its
equivalent circuit.
X Specify the parameters of real DCOA and give its equiva-
lent circuit.
X Give the circuit of ampliﬁer with invertion executed on
DCOA, and deﬁne its basic parameters: Rin, Rout, KU , KI .
X Give the circuit of ampliﬁer without invertion executed on
DCIOA, and deﬁne its basic parameters: Rin, Rout, KU , KI .
X Give the circuit of the diﬀerntial ampliﬁer on DCOA and
deﬁne its basic parameters: Rin, Rout, KU , KI .
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CHAPTER 6. BUILDING OF DECISION
STRUCTURES ON THE OPERATIONAL
AMPLIFIERS BASE. LINEAR AND
NONLINEAR FUNCTIONAL
CONVERTERS
6.1. Inverting and non-inverting ampliﬁers
The schematic circuit of inverting operational ampliﬁer (op amp) is
shown in Fig. 6.1. As ampliﬁer input is the DCOA (direct current oper-
ational ampliﬁer) inverting input, then amp output voltage is shifted by
phase at angle 180◦ relative to input voltage (look Fig. 6.2).
Fig. 6.1. Inverting DCA circuit Fig. 6.2. Inverting DCA input
and output voltages
Let us deﬁne main parameters of inverting ampliﬁer  voltage gain, input
and output resistances. Write the ﬁrst Kirchhoﬀ's law for point 1. At that
assume input and output voltages being in-phase and in accordance with
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this let ﬂow currents I1, I2, I3 (look Fig. 6.1).
I1 + I2 − I3 = 0
For ideal DCOA Rin → ∞, it follows, that I3 → 0. Then I1 + I2 = 0.
Since
I1 =
Uin
Rin
; I2 =
Uout
Rfb
obtain:
Uin
Rin
+
Uout
Rfb
= 0
i.e.
Uout = −Uin
Rin
·Rfb
From last expression the voltage gain can be got
KU =
Uout
Uin
= −Rfb
Rin
.
The sign minus before gain magnitude means that ampliﬁer provides
input-output phase shift being 180◦, and inﬁnite set of solution pairs
can be ﬁtted for getting of required gain magnitude. The number of
solution pairs is signiﬁcantly decreased, when required input resistance
is taken into account and Rfb top limitation being at level 1 MΩ.
Taking into consideration, that p.1 is a virtual null, get:
Rin.amp = Rin
Therefore at known EMF (electromotive force) source internal resistance,
it can be recommended relationship Rin ∼= 10Rint and Rfb to be calcu-
lated as Rin ·KU .
Output resistance Rout of inverting ampliﬁer: Without feedback (FB)
Rout is deﬁned from DCOA hand-book and is close to Rout ≈ 500Ω.
Since FB voltage is applied in inverting DCA, ampliﬁer output voltage
is expressed as:
Rout.inv =
Rout
1 +KOC · β .
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Resistor R being switched into the inverting input, removes DCOA zero
shift, caused by input currents, and is chosen from expression:
R =
RinRfb
Rin +Rfb
.
Non-inverting ampliﬁer schematic circuit and oscillograms, illustrating
phase relationships of output and input signals are depicted in Fig. 6.3
and 6.4 correspondingly. Similarly to previous ampliﬁer, deﬁne KU , Rin
and Rout of the ampliﬁer. Let us compute U10:
U10 =
Uout
R1 +Rfb
·R1.
When K →∞, U12 ≈ 0 and U10 ≈ U20 = Uin.
Fig. 6.3. Noninverting DCA Fig. 6.4. Noninverting DCA input
and output voltage
Then Uin =
Uout ·R1
R1 +Rfb
, Uout =
Uin · (R1 +Rfb)
R1
Voltage gain without inverting KU =
Uout
Uin
=
R1 +Rfb
R1
= 1 +
Rfb
R1
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Therefore Kno.inv = 1 +Kinv.
Deﬁne amp input resistance Rin.amp.
In the absence of FB, speciﬁc microcircuit (DCOA) has deﬁnite Rin =
= Rreference, which quantity lies in the range of 10 kΩ− 1 MΩ depend-
ing on amp type. In noninverting amp the FB inﬂuence leads to Rin
increasing, as NFB with voltages summing takes place relative to input.
Therefore:
Rinnoinv.amp = Rinop.amp(1 +KUfb · β)
where
β =
R1
R1 +Rfb
The ampliﬁer output resistance Rout deﬁnition doesn't diﬀer of men-
tioned above for inverting amp.
Signal source connection to the noninverting ampliﬁer input.
From the point of view of DCOA zero shifting, caused by input currents,
rin of signals source must be equal to R1||Rfb (look Fig. 6.5). Since it
doesn't take place in practice, there are 2 versions:
 rin < R1||Rfb. In this case, an additional resistor Radd2 is plugged in
inverting input
 rin < R1||Rfb. In this case, an additional resistor Radd2 is plugged in
noninverting input.
When DCOA is applied as buﬀer, then a circuit with 100% -feedback is
frequently used (emitter follower analogue). This circuit is depicted in
Fig. 6.6.
Such circuit represents matching (buﬀer) link with very high input and
very law output resistances. It ampliﬁes input current, but doesn't am-
plify voltage and is characterized by the next main parameters:
KU ≈ 1 (KU = 0, 99), Rin →∞ (10÷ 100 MΩ),
Rout → 0 (0, 1÷ 1 Ω), KI →∞ (105 ÷ 107).
There are inverting and noninverting summers. Schematic circuit of in-
verting summer is shown in Fig. 6.7.
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Fig. 6.5. The signal's source
insertion into noninverting
amp input
Fig. 6.6. Op-amp with
100%-feedback
Fig. 6.7. Circuit of inverting
summer
Fig. 6.8. DCOA amplitude
characteristic
The signals can be summarized correctly only at linear zone of DCOA
amplitude characteristic "1-1" (look Fig. 6.8). At zone 1-1' the DCOA
operational mode is linear, when superposition principle is applicable,
and output voltage can be considered as input signals reactions sum:
Uout = −
[
Rfb
R1
Uin1 +
Rfb
R2
Uin2 + . . .+
Rfb
Rn
Uinn
]
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The resistor R value is deﬁned from condition:
R = R1||R2||R3|| . . . Rn||Rfb
Noninverting summer schematic circuit is given in Fig. 6.9. In this circuit
all inputs' gains are equal and deﬁned by expression:
KU =
Rfb
R1
+ 1
Fig. 6.9. Noninverting summer
circuit
Fig. 6.10. Circuit of integrator on
DCOA
Output voltage for linear operation mode is expressed as follows:
Uout =
(
Rfb
R1
+ 1
)
n
(Uin1 + Uin2 + . . .+ Uinn),
where n  summer inputs number.
The main disadvantage of the circuit: gains at all inputs are equal. Po-
tentiometers mounting at each input or usage of inverting summer circuit
for their control can be suggested.
The integrator on DCOA schematic circuit is presented in Fig. 6.10. It
is seen given circuit is integrator. Write the ﬁrst Kirchhoﬀ's law for the
point 1, neglecting the amp current, considering it ideal.
I1 + I2 = 0; Iinop.amp ∼= 0.
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Taking into account the point 1 potential being equal to zero (virtual
zero), we get:
I1 =
Uin
R
; I2 =
Uout
1
jωC
.
Then obtain:
Uin
R
= −Uout · p · C;
where p = jω.
It follows, that
Uout = − 1
R · C ·
Uin
p
.
Finally, passing on from operator form to time functions, we have:
Uout = − 1
R · C
t∫
0
Uin(t)dt.
The more integrator time constant τ = RC, the less integrator gain.
Initial conditions are easy to be taken into consideration by voltage Uout
shifting at required value Uout(0) with the help of zero adjustment circuit
(look part 6.3).
The schematic circuit of diﬀerentiator on DCOA is drawn in Fig. 6.11.
Fig. 6.11. Circuit of the diﬀerentiator on DCOA
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Let write equation of the ﬁrst Kirhchhoﬀ's law similarly to integrator,
neglecting by the amp input current
Uout
R
+
Uin
1
jωC
= 0; UinpC +
Uout
R
= 0.
Hence:
Uout = −pCRUin; Uout = −pCRdUin
dt
.
When Uin(t) = const, Uout = 0 is in output, as constant's derivative is
equal to zero.
When linearly increasing voltage being supplied at the circuit's input,
the constant, proportional to the input voltage's second derivative has
been got.
6.3. Circuits of zero adjustment and ampliﬁers
frequency correction
Any DCOA has well deﬁned Ush, caused both by base-emitter voltages
diﬀerences, and input currents ones. Therefore total shift voltage must
be determined, reasoning from the worst case. Having known UshΣ, it's
possible to deﬁne the value of compensating voltage, which OA input
voltage is to be shifted to have Uout = 0 at the amp output. Total shift
voltage is expressed, as (look part 5.2):
UshΣ = Ush + U ′sh = Ush + Iin.difRin.
Having taken margin for calculated UshΣ of approximately 1.5, the volt-
age will be got to be provided by the zero adjustment circuit. The DCOA
"zero" adjustment circuit is depicted in Fig. 6.12. Rdiv and Radd are cho-
sen for Rp shifter voltage being of order ±1v in its ultimate positions.
There must be required shift voltage of (±1, 5UshΣ) in the point A. The
second voltage divider R2, R1 is calculated based on this voltage. R1 is
recommended to be taken of order of dozens Ω, than R2 has order of
unities kΩ. Recommended ﬁrst divider current is set equal to 2÷ 4 mA
and resistors Rdiv and Radd are calculated from condition:
2Radd = Rdiv =
2Usup
Iadd
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and distribution between Rdiv and Radd is deﬁned by condition URdiv =
= ±1 relative to common bus.
Fig. 6.12. Inverting amp zero
adjustment and frequency
correction circuit
Fig. 6.13. DCA AFR at diﬀerent
values of correcting circuits
Since generally, DCOA has high cutoﬀ ampliﬁcation frequency, and par-
ticular devices on the DCOA-base frequently require essentially lower fre-
quency fup, then frequency correction circuits are to be inserted. fcut−off
has to be chosen in 2-3 times higher, than ampliﬁed signal upper fre-
quency fup for noise level decreasing and amp stability increasing. From
relationships, shown for required fcut−off value (Fig. 6.13) the correct-
ing circuits' (integrating Rcor, cor and diﬀerentiating C) parameters are
determined. The correcting circuits' parameters are given in Integrated
Circuits Handbooks as well.
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RESUME
It is necessary to understand It should be memorized
1. The realization of the inverting
DCOA needs the inverting input
with additional resistor and feed-
back resistor
2. The realization of noninverting
DCOA ampliﬁer needs noninvert-
ing input and feedback circuit.
3. Usage of DCA for summing cir-
cuits needs some extra resistors in
inverting and noninverting ampli-
ﬁers.
4. The realization of DCOA inte-
grated circuits needs inverting am-
pliﬁer, in which a capacitor should
be connected instead of resistor.
5. The realization of DCOA diﬀer-
entiator needs inverting ampliﬁer,
in which a capacitor should be con-
nected instead of input resistor.
6. DCOA zero adjustment circuit
is the two-staged power supply di-
vider.
7. Zero adjustment circuit in the
inverting ampliﬁer is connected to
the non-inverting input.
8. Zero adjustment circuit in the
non-inverting ampliﬁer is connect-
ed to the inverting input
9. Frequency correction schemes
are needed when upper frequency
of ampliﬁed signal is much lower
then cut-oﬀ frequency of DCA, the
sensitivity of ampliﬁer is increased
due to this.
1. How the parameters of in-
verting ampliﬁer are deﬁned:
Kinv, Rin.inv, Rout.inv.
2. How the parameters of non-
inverting ampliﬁer are deﬁned:
Knoninv, Rin, Rout.
3. How the parameters of summing
circuit are deﬁned.
4. The equation of the output volt-
age of integrator. The inﬂuence on
the output voltage of Uin and τ .
5. The equation of the output volt-
age of diﬀerentiator. The inﬂuence
on the output voltage of Uin and
τ .
6. How the scheme of zero adjust-
ment is compute.
7. How to choose the values of pa-
rameters of correcting circuits
8. The formulas:
Kinv = −Rfb
Rin
 voltage gain of the
inverting ampliﬁer,
Knoninv = 1 +
Rfb
R1
 voltage gain
of the non-inverting ampliﬁer,
Routβ =
Rout
1 + βKOC
 output resis-
tance of non-inverting ampliﬁer,
Uout = − 1
R · C
t∫
0
Uin(t)dt+U(0) 
integrators output voltage,
Uout = −RC dUin(t)
dt
 diﬀerentia-
tors output voltage.
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RESUME
10. DCOA frequency correction
circuits are based on diﬀerentiation
and integration circuits.
You should be able to:
1. Deﬁne the terms: inverting and non-inverting ampliﬁers; summing cir-
cuits; integrators, diﬀerentiators; zero adjustment circuits and frequency
correction circuits.
2. Write the formulas of the main parameters of ampliﬁers, summing
circuits, integrators, diﬀerentiators. Compute zero adjustment and fre-
quency correction circuits.
3. Solve the tasks on computing of ampliﬁers, summing circuits, integra-
tors, diﬀerentiators, zero adjustment and frequency correction circuits.
6.4. Tasks for current testing
6.4.1. Questions for monitoring
X Deﬁne the value of input resistance of inverting ampliﬁer.
X Deﬁne the value of input resistance of non-inverting am-
pliﬁer.
X Deﬁne the value of output resistance of inverting ampliﬁer
X Deﬁne the value of output resistance of non-inverting am-
pliﬁer
X Explain the inﬂuence of feedback on the input resistances
of inverting and non-inverting ampliﬁers.
X Explain the inﬂuence of feedback on the output resistances
of inverting and non-inverting ampliﬁers.
X Find out the gains of inverting ampliﬁer, which is based on
the ideal (K =∞) and real (K = 104) operational ampliﬁer.
X Find out the gains of non-inverting ampliﬁer, which is
based on the ideal (K =∞) and real (K = 104) operational
ampliﬁer.
X Explain the meaning and the connection scheme of the
zero adjustment circuit of inverting ampliﬁer.
100
X Explain the meaning and the connection scheme of the
zero adjustment circuit of non-inverting ampliﬁer.
X Explain the meaning and the connection scheme of the
frequency correction circuit.
X Draw the scheme of inverting summer circuit and deﬁne
its equation.
X Draw the scheme of non-inverting summer circuit and de-
ﬁne its equation.
X Draw the circuit of the diﬀerentiator on DCOA and deﬁne
its equation.
X Draw the circuit of integrator on DCOA and deﬁne its
equation.
6.4.2. Problems for independent and individual solution
X Deﬁne the input resistance of the inverting ampliﬁer.
X Deﬁne the input resistance of the non-inverting ampliﬁer
using the FB theory.
X Deﬁne the input resistance of the inverting ampliﬁer using
the FB theory.
X Determine the gain of the inverting ampliﬁer using the FB
theory.
X Determine the gain of the non-inverting ampliﬁer using
the FB theory.
X Compute the inverting summer circuit, which settles the
equation Uout = −(3Uin1 +2Uin2 +Uin3). Determine the val-
ue of resistors R1, R2, R3, Rfb, R (Fig. 6.7), with rin = 1 Ω
(output resistance of the sources of input signals).
X Compute the non-inverting summer circuit, which settles
the equation Uout = 5Uin1 + 4Uin2 + 3Uin3 .
X Draw the integrator circuit with deﬁnition of initial condi-
tions. Display the inﬂuence of integrators time constant (τ)
on the output voltage with Uin = +1 V .
X Draw the integrator circuit with deﬁnition of initial con-
ditions. Display the inﬂuence of integrators input voltage on
the output voltage with deﬁnite time constant (τ=const).
X Draw the diﬀerentiator circuit, display the output voltage
with deﬁnite time constant for Uin=const; Uin = Kt;Uin =
= Kt2.
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CHAPTER 7. SELECTIVE AMPLIFIERS
It is frequently necessary to transmit a number of communications by
the common communication channel. Such problems appear in telemetry,
telemechanics, radiophony and similar devices. Usually signal's spectral
density and spectrums (Fig. 7.1) overlap each other (for example, this
bandwidth is 300  5000 Hz for audio communication). Such signals are
impossible to select (ﬁlter out) at the channel output.
Fig. 7.1. Signals' spectral densities
To avoid signals' overlapping they are to be selected (ﬁltered out):
1. by frequency;
2. by time.
Fragment, illustrating the signals' selection (ﬁltering out) by frequency
is given in Fig. 7.2. Let for instance, modulating signal (input) possesses
the spectrum from 0 to Ω1max = 5 kHz. Choose the carrier frequency
ω1 >> Ω1max, let ω1 = 500 kHz. Then the ﬁrst communication will
be situated within the limits from ω1 −Ω1max to ω1 +Ω1max, i.e. 495÷
÷505 kHz. For example the second communication is situated in vicinity
of ω2 = 600, the third  ω3 = 700 kHz and so on.
The device with AFR K1 = f(ω) has to be stationed at receiving side,
for the next signal AFR to be K2 = f(ω) (Fig. 7.2) to select ampli-
tude modulating signal (look Fig. 7.3). The devices are required to have
rectangular AFR for undistorted signals reception at each channel.
Demodulator realizes inverse functional transformation, i.e. transfers sig-
nal from range of high frequencies into law frequencies 0÷Ω1max, restor-
ing initial output signal. Therefore, a set of selective ampliﬁers with FR,
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Fig. 7.2. The selecting (ﬁltering out) by frequency
Fig. 7.3. Amplitude modulation principle
close to rectangular (square) is required in receiving side for signals se-
lection.
The selective ampliﬁers can be of LC- and RC-types. The LC-selective
ampliﬁers' building uses parallel and series oscillating loops.
7.1. The parallel and series oscillating loops'
characteristics
The scheme of series oscillating loop is shown in Fig. 7.4.
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Fig. 7.4. Series oscillating loop Fig. 7.5. Vector diagram
The voltages resonance takes place in series oscillating loop. The loop
current is expressed as follows:
I =
U
R+ jωL+
1
jωC
.
As under resonance XL = −XC and equality of absolute values (mag-
nitudes) |jωL| = | 1
jωC
|, because of Zres = R, the resonant current is
maximum Ires =
U
R
. Thompson's formula determines the resonant fre-
quency:
ω0 =
1√
LC
The inductance and capacitance voltages under resonance are:
UresL = I · jω0L; UresC = I ·
1
jω0C
.
As the absolute magnitudes of reactance are much more than loop resis-
tance R, the reactive elements' voltages are much more than input one
U :
|jωL| =
∣∣∣∣ 1jωC
∣∣∣∣ >> R; Ures >> U.
Relation of reactive elements' voltage to applied one deﬁnes the loop
quality factor Q:
Q =
Up
U
=
ω0L
R
; Q =
Up
U
=
1
ω0CR
; Q =
1
R
√
L
C
.
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The oscillation loops' quality factors are of order Q = 30-300 in the
frequency range 100 kHz-1 kHz on dependence on frequency and con-
struction quality.
The vector diagram for series oscillation loop is shown in Fig. 7.5. Since
applied voltage U appears to be much less than voltages UL and UC ,
then series loop can be interpreted as voltage ampliﬁer.
Determine the loop impedance values as frequency function having made
some mathematical transformations:
Z(jω) = R
(
1 + jQ
ω2 − ω20
ωω0
)
.
Denote the coeﬃcient in imaginary chapter, as parameter a = Qω
2 − ω20
ωω0is called loop generalized detuning. It characterizes the current frequen-
cy's deviation scope of resonant one. Finally obtain:
Z(jω) = R(1 + jα) (7.1)
The dependence |Z(jω)| = ϕ(α) is plotted in Fig. 7.6, where |Z(jω)|
characterizes loop AFR or gain of ampliﬁer with loop as frequency func-
tion. The rejecter response instead of selective was obtained at that. The
output voltage should be taken oﬀ both L or C and parallel oscillation
loop is to be applied to get the selective response. Thus, it is possible to
get the selective amp AFR in a view, represented in Fig. 7.7.
Fig. 7.6. The dependence of the
loop impedance absolute
magnitude on detuning α
Fig. 7.7. The selective
ampliﬁer AFR
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The responses have been normalized for convenience with loop resonant
impedance Zres = R, taken into account, as:
Zres
Z(jω)
=
1
1 + jα
(7.2)
or ∣∣∣∣ ZresZ(jω)
∣∣∣∣ = 1√1 + α2 (7.3)
The response expression (7.3) is the loop AFR. The loop normalized
AFR as function of generalized detuning parameter à for various loop
quality factors is shown in Fig. 7.8.
Fig. 7.8. Normalized AFR for
various QL
Fig. 7.9. Normalized AFR for
relative detuning ∆f
f0
Loops frequency responses are often represented versus loop relative de-
tuning parameter, ∆ωω0 .
The dependence
∣∣∣ ZresZ(jω) ∣∣∣ = ϕ(∆ωω0 ) is shown in Fig. 7.9.
The frequency range, which when passing through the loop is decreased
no more than in 1√
2
times is interpreted as pass-band (or bandwidth). So,
the level 1√
2
= 0, 707 cuts oﬀ the points in the AFR, which projections
do determine the loop pass-band Ï (look Fig. 7.9).
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Relations between Q, f0 and band have view: Band=
f0
Q
and Q= f0
Band
.
Thus, under loop quality factor increasing its pass-band is decreased.
The loop's parallel oscillation scheme is given in Fig. 7.10, where R2 is
capacitor C loss resistance, which can be represented as capacitor leakage
resistance R′2, switched in parallel to capacitor.
Fig. 7.10. Parallel oscillating loop
The current resonance is observed in such oscillating loop. Zres is high,
in contrast to Zres of series loop, being very law (Rloop), parallel loop
Zres is in Q times more than branches' reactances.
So the loop consumption current is small, essentially less than reactive
branches' current. The current in branches is in Q times more than that,
consumed by loop. Then this loop is the current ampliﬁer. Determine
Z(jω) similarly to series loop:
Z(jω) =
L
RC[1 + jα]
, if α = 0, than Z(jα) = Zres =
L
RC
,
where R = R1||R2; Z(jω) = L
RC
· ω0
ω0
=
Q
ω0C
= Qω0L.
Having taken relation in this case for normalization, get:
Z(jω)
Zres
=
1
1 + jα
; (7.4)
∣∣∣∣Z(jω)Zres
∣∣∣∣ = 1√1 + jα ; (7.5)
So expressions for series and parallel oscillating loops (7.2 and 7.4; 7.3
and 7.5) coincide. Then, all above mentioned can be related to parallel
oscillating loop as well. Normalized AFR for parallel oscillating loop
versus parameter a is represented in Fig. 7.11.
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Fig. 7.11. The normalized AFR of
parallel loop
Fig. 7.12. Oscillation loop with
external load
The current source or EMF with high internal resistance's source Rin>>
>> Zres is connected up to parallel oscillation loop input. This is re-
quired for the supply did not shunt (bridge) and decrease its equivalent
quality factor.
Consider the inﬂuence of the external shunting resistor, switched in par-
allel to oscillation loop, and deﬁne the external resistor inﬂuence degree
on the loop's equivalent quality factor (look Fig. 7.2).
As the loop R and Zres are switched up in parallel, obtain:
Zeq =
ZeqLoop·R
ZeqLoop+R
=
Qω0L ·R
Qω0L+R
too: Zeq = Qeqω0L; hence: Qeq =
Zeq
ω0L
=
QR
Qω0L+R
Therefore, Qeq < Q and the less R is, the less Qeq is.
1 Example:
Let ω0L = 10 kΩ Rext = 1 MΩ, Qloop = 100.
Zresloop = Qω0L = 10 kΩ · 100 = 1 MΩ.
Qeq =
QloopR
Qloopω0L+R
=
1 MΩ
1 MΩ+ 1 MΩ
= 50
Therefore, loop quality factor is in 2 times decreased. Then shunting
resistor should be by the order more than Zresloop .
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7.2. Selective ampliﬁers of LC-type
The circuit diagram of simple selective LC-ampliﬁer is given in Fig. 7.1.
In creating of the selective LC-amp circuits the follows questions have
to be solved:
1. What is the optimal way of loop connecting up to the active signal
source?
2. How the consumer  Rload has to be connected up to the ampliﬁer
output not worsening its selective characteristics too much?
Fig. 7.13. Selective ampliﬁer circuit
For ampliﬁer AFR correspondence (closeness) with loop AFR, the latter
is to be inserted instead of amp resistor RC . This is a parallel oscillating
loop with high resonant resistance, which provides the maximum gain
on a resonant frequency. The loop resistance decreases at loop detuning
and provides the ampliﬁer voltage gain reducing.
DC load line is deﬁned by resistor rload active resistance and is passing
practically upright (look Fig. 7.14). It is possible to turn to AC selective
amp's calculation when h-parameters are deﬁned at operating point "O".
Make up the linear model of selective LC-amp, using the transistor linear
model in h-parameters system. The model is shown in Fig. 7.15.
As output resistance 1h21E of low-power transistors is of order of hundreds
kΩ, and load resistance can be provided of the same order, then the
selective amp AFR is worse than that of oscillating loop, since loop
resonant resistance is commensurable with transistor output resistance
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Fig. 7.14. Transistor VAC and DC load line of LC-amp
Fig. 7.15. Linear electric model of selective LC-ampliﬁer
and load resistance. Determine amp AFR with taking into account of
the loop shunting by mentioned resistances, assumed that h21E ≈ 0.
Then
I1 =
Uin
h11E
.
In accordance with the ﬁrst Kirchhgoﬀ's law obtain:
−h21E · Uin
h11E
= Uout
[
h22E +
1
ZC
+
1
Rload
]
,
KU =
Uout
Uin
= −
h21E
h11E
h22E +
1
ZC
+
1
Rload
As appears from the last expression's analysis KUres >> 1KU ≈
≈ −h21EZC
h11E
, since loop impedance ZC(jω) depends on frequency, gain
KU (jω) is depending on frequency as well.
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External resistors 1h22E and Rload decrease Zres, widen pass band, hav-ing decreased the loop equivalent quality factor and ampliﬁer gain. To
improve the selective amp frequency responses, i.e. to raise ramp slope
and to approach amp AFR to oscillating loop response it is necessary:
1 to provide higher Rload;
2 to increase, as far as possible, the stage output resistance;
3 to apply the oscillating loop of higher quality Q ≈ (200÷ 300)
Fig. 7.16 depicts one version of such amp on bipolar transistors. Current
feedback (RE1) of transistor V T1 raises the ﬁrst stage output resistance,
having provided less loop shunting. The load is connected up through
the emitter follower with input resistance being of order of hundreds kΩ,
with loop more keeping its qualitative characteristics.
The FET transistors are also possible to apply to get more qualitative
characteristics of selective LC-amp.
The second stage input resistance can appear to be of order of 1-10MΩ,
that is at 1-2 order more, than in scheme on bipolar transistors. Output
resistance Ri of FETs (V T1 in that case) is of order of hundreds of kΩ,
that is also more than value 1h22E .
Schematic circuit of FET amp is drawn in Fig. 7.17.
The shunting eﬀect is not so essential under typical loop resistance values
Zres = 100kΩ÷200kΩ, and loop equivalent Q  factor is reduced slightly
(20÷30%) relatively to loop Q-factor, which typical values being of order
of 100. Having known Zres and Q, compute ω0L = ZresQ ≈ 1 − 2 kΩ. L
is calculated by given value of ω0, C computed from formula ω0 = 1√LC .
In considered circuits, one can obtain a good ramp slope, but relatively
narrow pass-band comparatively with required at a high loop quality
factor (look Fig. 7.18).
For pass-band widening insert two stages, detuned relative to each other
with the frequencies (look Fig. 7.19).
AFR of this amp looks, as in Fig. 7.20. Frequency detuning ω02 − ω01
is chosen thus, for the notch in response not to exceed permissible value
(0, 707 ·Kmax).
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Fig. 7.16. Circuit of selective amp on BPT
Fig. 7.17. Circuit of selective amp on FETs
7.3. General aspects of the selective RC-system
theory
Selective amps of LC-type are expedient to be designed on resonant
frequencies from 100 KHz and higher, with parameters of LC-type loop
being constructive at that: values of inductances lying within the limits
of dozens of microhenry to units of millihenry.
The capacitances' values C = 10÷1000pF are small at these inductances'
values. The ceramic and mica capacitors with high leakage impedance
(Rleakage = 10 ÷ 100 MΩ) are to be used for these capacitances. The
high Q-factor values (of about 100-150) may be got in such loop.
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Fig. 7.18. Required (dotted line) and obtained amp AFR
Fig. 7.19. Multistage ampliﬁer with stages, detuned by frequency
Fig. 7.20. AFR of amp with
detuning
Fig. 7.21. Block diagram of the
selective RC-ampliﬁer
The application of RC-selective systems is expedient at the frequencies
below 100 kHz. RC-amps are built based on the wide-band amp and
frequency dependent RC-feedback loop. Bridged-T section is one of the
feedback section variants. Circuit scheme of the selective RC-amp is rep-
resented in Fig. 7.21. A wide-band amp's pass band has to be an order
higher than amp quasi-resonant frequency.
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The requirements to the feedback section two-port are:
1. β = 0  at the quasi-resonance frequency (ω = ω0), ϕβ 
is arbitrary;
2. β = 1  at all rest frequencies (ω 6= ω0), ϕβ = 0  at
amp phase shift ϕamp.gain = 180◦, which provides negative
feedback in system.
Wide-band |K| = ψ(f) and selective amp AFR are given in Fig. 7.22,
being got in accordance with feedback section characteristic and formula
of feedback amp gain Kβ :
Kβ =
K
1 +Kβ
.
If: 1. f = f0;β = 0;Kβ = K. 2. f 6= f0;β = 1;Kβ = |K|1+|K| ≈ 1.
Fig. 7.22. Wide-band K and selective Kβ amps AFR:
With β varying from 0 to 1 under detuning from quasi-resonance fre-
quency to the left and right smoothly, the typical bell-shaped response
is got (look Fig. 7.22). The pass band P may be marked out at a response
slope level 0, 707|K|.
7.4. Dual T-bridge, the main characteristics and
parameters
The circuit diagram of dual T-bridge is depicted in Fig. 7.23.
The bridge is usually symmetrical, and at the same time:
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Fig. 7.23. Dual T-bridge circuit Fig. 7.24. T-bridge equivalent
circuit
R1 = R2 = R; C1 = C2 = C;
R3 = R · n; C3 = C
n
,
where n  is a bridge parameter(n = const for speciﬁc bridge).
The bridge can be represented in a view (look Fig. 7.24).
The given circuit description with equations can deﬁne bridge transfer
constant (ratio):
Uout
Uin
= β(R,C, n);
β  is a complex value and is represented with sum of imaginary and
real chapters.
β = Re(β) + Im(β)
ω = ω0;β = 0 at the quasi-resonance frequency. Having equated imagi-
nary chapter to zero Im(β) = 0, the quasi-resonance frequency is deﬁned:
ω0 =
1
RC
.
Having equated the real chapter to zero Re(β(ω0)) = 0, the relation
between β0 and bridge parameters n is obtained:
β0 =
2n2 − n
1 + n+ 2n2
= 0.
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Deﬁne bridge parameters' n and β0 relationship, at which β0 = 0 to be
got. Equation has two roots:
1. n1 = 0; this root is not suitable, since n = 0 may not be
realized physically (C3 =∞).
2. n2 = 0, 5; at this root R3 = 0, 5R;C3 = 2C.
The double T-bridge characteristics have three various views at n =
0, 5;n < 0, 5;n > 0, 5. Consider the bridge circuit at bridge parameter's
value n = 0, 5. Assume Rload →∞(Rload >> Routbridge), bridge is oper-
ating under no-load conditions in regarding output. The corresponding
agreement Routbridge with Rload really provides such bridge operating
conditions. The emitter follower or FET stage are applied for agreement
of necessity. Fig. 7.25 shows the bridge APFR at n = 0, 5.
Fig. 7.25. APFR of T-bridge at
n = 0, 5
Fig. 7.26. AFR and PFR of
T-bridge at n = 0, 5
At values ω ≈ 0Uout = Uin = 1, i.e. β = 1. At ω → ∞, Uout = Uin = 1
(i.e. β = 0). Module tends to zero, and phase shift to ϕ = −90◦ in
approaching to the quasi-resonance frequency from below. Module tends
to zero as well, and phase shift to ϕ = +90◦ in approaching to the
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quasi-resonance frequency from above (look Fig. 7.26).
Dual T-bridge therefore, satisﬁes the requirements made to the feedback
four-pole to get the selective amp [β(ω0) = 0; out of the band-pass
β(ω) ∼= 1;ϕ(ω0) may be arbitrary, since β(ω0) = 0; out of band-pass
ϕ(ω) ∼= 0, thus providing NFB at ϕamp = 180◦].
APFR of dual T-bridge at n = 0, 5 has similar view, but the point, cor-
responding to the frequency is not in zero, but is shifted to the right at a
value proportional to (n−0, 5). Fig. 7.27 represents view of APFR. Cor-
responding to this case (n > 0, 5) AFR and PFR are given in Fig. 7.28. In
quasi-resonance frequency ϕ(ω0) = 0, so providing NFB out of pass-band
ϕ(ω) ∼= 0 at ϕamp = 180◦, hence NFB also takes place at |β(ω)| ∼= 1.
In quasi-resonance frequency β(ω0) 6= 0, but at small deviations of n
from 0, 5 it is close to zero, decreasing slightly selective amp gain in
quasi-resonance frequency. So Kβ is equal to K at n = 0, 5 (gain of amp
without feedback), and at n > 0, 5Kβ < K.
Fig. 7.27. Bridge APFR at
n > 0, 5
Fig. 7.28. AFR and PFR of
T-bridge at n > 0, 5
Therefore, the bridge is also acceptable at n > 0, 5 to get the selective
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ampliﬁer according to above structure, but it will have somewhat worse
quality-factor and so, wider pass-band.
APFR of dual T-bridge at n < 0, 5 has similar view, as in a case n = 0, 5,
but the point, corresponding to the frequency ω0 is shifted to the left
(look Fig. 7.29).
Fig. 7.29. Bridge APFR at
n < 0, 5
Fig. 7.30. AFR and PFR of
T-bridge at n < 0, 5
Corresponding to this case (n < 0, 5) AFR and PFR are shown in
Fig. 7.30. As follows from 10.30, bridge phase shift at the area of
quasi-resonance frequencies (ω0) close to 180◦, that in accordance with
ϕamp = 180◦ results in positive feedback (ϕΣ = 0 at ω = ω0). Hence,
dual T-bridge is unacceptable for selective amps building at n < 0, 5.
Bridge parameter n < 0, 5 is used for RC-generator constructing. Trans-
fer constant β0 in quasi-resonance frequency ω0 has to be maximal, as
this requires less amp gain for excitation (|K||β| ≥ 1  condition of gener-
ators' amplitudes equilibrium). Chapter 8 will consider these questions.
To ﬁnd parameter n of corresponding βmax take derivative and equate
it to zero
(
dβ
dn
= 0
)
.
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Get one root n = 0, 207 for all that, consistent with condition n < 0, 5.
Dependence of bridge transfer constant β(n) has view, shown in Fig. 7.31.
Obtain β0 = − 111 substituting n into formula for β. Sign of β0 points to
bridge phase relationship ϕ(ω ∼= ωw0) = 180◦; and module 111 (maximal)
demands of minimal amp gain K ≥ 11 for excitation. Such bridge (at
n = 0, 207) will be applied in chapter 8 for RC-generator building.
7.5. Circuit diagrams of selective RC-ampliﬁers
Fig. 7.32 depicts circuit diagram of RC-generator on FET (ﬁeld-eﬀect
transistor) with dual T-bridge. The problem of bridge complying with
output and input amp resistances are being solved relatively easy, since
Rout is nearly dozens kΩ, and Rinamp of order of units MΩ, requiring
Rbridge of order of hundreds kΩ.
The bridge is symmetrical and its input and output resistances are of
order 0, 7R. In result, the resistor R value may be determined. As ω0 =
1
RC , then required capacitance value for given frequency ω0 is possible
to calculate. Chapter 2.4 considers choice of amp RC-parameters.
Fig. 7.31. Dependence β = f(n)
R1 is accepted an order more than bridge output resistance R1 ≈
0, 5÷ 1 MΩ, for not shunting the bridge with internal resistance Rint of
input signal source, being relatively little. To increase R1 more than to
pointed values are inexpediently, as that leads to amp gain decreasing.
Similar bridge connection up to ampliﬁer on bipolar transistors is impos-
sible, as CE circuit has approximately equal values of input and output
resistances. Therefore, in building of selective amps on bipolar transis-
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Fig. 7.32. Circuit diagram of selective RC ampliﬁer on FET
tors to ensure amp complying with bridge, it is necessary to provide
relation of input and output amp resistances about 50÷ 100 being only
able with common collector additional stage (emitter follower) usage.
Emitter follower input resistance is about hundreds kΩ, therefore ensur-
ing amp (CE) input resistance to be of order of units kΩ RC = 1 kΩ,
the bridge with internal resistance of about dozens kΩ can be inserted
between them.
Similar amp's circuit represents a wide-band amp (CE), T-bridge and
emitter follower (CC) (look Fig. 7.33).
Signal source Uin connection in series with bridge output voltage, so
called circuit with signal connection up to bridge foot, provides NFB
(negative feedback) with voltages adding. The inequality being necessary
to fulﬁll:
Rintsignal << Rinbridge .
The calculation of stages CE (V T1) and CC (V T2) are traditional. The
transistor output V T1 is the amp output.
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Fig. 7.33. Circuit diagram of selective RC-amp on bipolar transistors
RESUME
It is necessary to understand It should be memorized
1. Selective ampliﬁers amplify sig-
nal in the selected frequency band.
2. The amplitude modulation prin-
ciple is the transfer of low-
frequency information signal to the
high carrier frequency; which am-
plitude will be depending on the
information signal.
3. The main characteristics of se-
ries oscillation loop: resonance fre-
quency, of-duty ratio (porosity),
pass-band, reasonable resistance.
4. The main characteristics of par-
allel oscillation loop: resonance fre-
quency, of-duty ratio, pass-band,
reasonable resistance.
1. Which resonance takes place in
the series loop.
2. Which resonance takes place in
the parallel loop.
3. How the of parallel loop changes
with its external load change.
4. The types of AFR of LC selec-
tive ampliﬁers.
5. The types of APFR of dual T-
bridge with n = 0, 5;n > 0, 5;n <
< 0, 5.
6. The types of AFR of RC selec-
tive ampliﬁers.
7. The formulas:
ω0 =
1√
LC
 resonance frequency
of series and parallel oscillating
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RESUME
5. The schemes of LC selective am-
pliﬁers are based on the parallel os-
cillation loops.
6. The circuit diagram of RC
selective ampliﬁers is based on
the wide-band ampliﬁer and
frequency-depended feedback
four-pole.
7. Feedback four-pole must provide
transfer coeﬃcient equal to zero
on the quasi-resonance frequency
and equal to one on the other fre-
quencies with phase shift 0◦ (with
ϕamp = 180◦).
8. Feedback circuits can be built on
the base of dual T-bridge.
9. The parameter of bridge n in-
ﬂuences on its frequency character-
istics. For RC selective ampliﬁers
n ≥ 0, 5.
10. How the RC selective ampliﬁers
are built based on the transistor
and operational ampliﬁers.
loops,
Q =
ω0L
R
 oscillating loops Q-
factor,
Band =
ω0
Q
 pass-band of cir-
cuits,
1) |β| = 0 with ω = ω0,
2) |β| = 1 with ω 6= ω0, ϕβ = 0,
with ϕamp = 180◦  demands for
feedback four-pole,
ω0 =
1
RC
 quasi-resonance fre-
quency of T-bridge.
You should be able to:
1. Deﬁne the terms: selective ampliﬁers of LC and RC types; characteris-
tics and parameters of LC series and parallel oscillation loops; demands
and realization of feedback circuit; dual T-bridge and its frequency re-
sponses.
2. Write the formulas for main parameters of LC and RC selective am-
pliﬁers, dual T-bridge and LC oscillation loops.
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3. Solve the problems of computing LC and RC selective ampliﬁers, series
and parallel oscillation loops, dual T-bridge.
7.6. Tasks for current testing
7.6.1. Questions for monitoring
X How the signals at the communication channel output are
separated?
X Explain the principle of amplitude modulation, display the
spectrum at the output of amplitude modulator.
X What is demodulation?
X Determine the resonance resistances of series and parallel
oscillating loops and explain, which circuit can be treated
as the voltage ampliﬁer, which as the current ampliﬁer and
why?
X Determine the term of oscillating loop inductor Q-factor.
X Deﬁne the inﬂuence of external load on the parallel loop
and the inﬂuence of load on the equivalent Q-factor Qeq.
X Draw the electrical model of selective LC ampliﬁer. De-
ﬁne the equivalent Q-factor Qeq and its pass-band with pre-
deﬁned Q.
X Determine pass-band widening principles.
X Formulate requirements to four-pole (two-port) feedback
responses of selective RC-systems. Draw RC-selective ampli-
ﬁer AFR together with wide band amp AFR and feedback
four-pole AFR.
X Give frequency responses of dual T-bridge at n = 0.5 and
explain possible variants of its application for selective am-
pliﬁers.
X Give frequency responses of dual T-bridge at n > 0.5 and
explain possible variants of its application for selective am-
pliﬁers.
X Give frequency responses of dual T-bridge at n < 0.5 and
explain possible variants of its application for selective am-
pliﬁers.
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7.6.2. Problems for independent and individual solution
X Calculate the series oscillating loop parameters (L,R,C),
providing f0 = 100 kHz with pass-band 10 kHz. Determine
loop resonant resistance. Calculate UL, UC at voltage 1 V and
frequency 100 Hz.
X Calculate the parallel oscillating loop parameters
(L,R,C), providing f0 = 100 kHz with pass-band 10 kHz.
Determine loop resonant resistance. Calculate currents in
chains IL, IC at total loop current IsumΓ = 1 mA.
X Determine parallel oscillating loop equivalent Q-factor QE
with shunting resistor parameters, XC = 5 kΩR = 50 kΩ.
XDetermine selective bipolar and FET ampliﬁers pass-bands
at typical stage parameters (Fig. 7.16; 7.17).
X Calculate by electric engineering methods transfer ratio
of T-bridge β (Fig. 7.24). Deﬁne real and imaginary parts.
Calculate ω0 i β0 (on quasi-resonance frequency).
X Graphically show frequency responses of dual T-bridge at
n = 0.5.
X Graphically show frequency responses of dual T-bridge at
n > 0.5
X Graphically show frequency responses of dual T-bridge at
n < 0.5
X Determine bridge value n, at which bridge transfer ratio
is maximal. Find value of β0 at this bridge parameter.
X Calculate FET selective ampliﬁer schematic circuit
(Fig. 7.32) at typical amp parameters: RC = 10 kΩ, RÇ =
= 600 kΩ, RIn = 1 kΩ, RLoad = 100 kΩ.
X Calculate T-bridge parameters (Fig. 7.33) at bipolar tran-
sistors VT1 and VT2 stages typical values: RC1 = 1 kΩ,
RB1 = 50 kΩ, RE2 = 1 kΩ, RB2 = 50 kΩ. Determine selec-
tive ampliﬁer gain.
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CHAPTER 8. PERIODIC OCSILLATIONS
GENERATORS OF LC TYPE
8.1. Methods of analysis of generators excitation
conditions
Generator (oscillator) is the appliance transforming the energy of direct
voltage source (power supply) into continuous oscillations of the required
waveform, amplitude and frequency.
According to waveform continuous oscillations are:
1. sinusoidal, (harmonic);
2. pulse-square, (triangle, trapezoidal and others).
There are three types of generators:
1. generators based on negative resistance elements (generators based
on tunnel diodes);
2. generators based on narrow-band ampliﬁers of LC type and
frequency-independent feedback circuit;
3. generators based on wide-band RC-ampliﬁers and frequency-
dependent feedback circuit.
At high frequencies (more than 100 kHz) the generators of LC type
are applied as parameters of circuit are constructional, and at lower
frequencies (less than 100 kHz) the generators of RC type are applied,
where the RC-chains are applied instead of circuit.
For analysis of generator excitation conditions the classical approach
may be used. Every generator is described by the diﬀerential equations
system, and solution of the system determines conditions of phases and
amplitudes balance.
The Raus-Hurwitz method is also used for that. The generator is de-
scribed by the diﬀerential equations system, for which the determinant
is formed, deciding which conditions of phases and amplitudes balances
must be set. Besides, the methods of operator resistance and operator
conductivity are applied. For some points of generator model the opera-
tor resistance Z(P ) or conductivity G(P ) are found and they are set to
be equal to zero Z(P ) = 0 or G(P ) = 0. From obtained characteristic
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equations roots are deﬁned and the conditions of phases and amplitudes
balances are determined.
The Najkvist-Mihajlov method is widely applied in electronics, the
essence of which is that the stability of the closed system may be evalu-
ated by the view of APFR of the open loop system. If ÀPFR of the open
loop system includes the point with coordinates (1; j0) when Uin = 1,
then the closed system is unstable.
Positive feedback ampliﬁer gain:
K˙β =
K˙
1− β˙K˙ ,
Where K˙ and β˙  are correspondingly complex ampliﬁer and feedback
transfer ratios. If 1− β˙K˙ = 0, then K˙β →∞.
Therefore: 1− β˙K˙ = 0  is the condition of excitation of generators
Or β˙K˙ ≥ 1, where, K˙ = |K˙|ejϕamp , β˙ = |β˙|ejψfb ,
From here we shall receive: |K˙||β˙|ej(ϕamp+jψfb) ≥ 1.  amplitude balance.
From the complex expressions two conditions of generator excitation are:
1. ϕamp + ψfb = 360◦n  phase balance, where n  any integer;
2. |K˙||β˙| ≥ 1.  amplitude balance.
Let the total phase shift at any frequency is equal to zero, hence the
condition of the phase balance is fulﬁlled (there can be several such
frequencies). The given condition (phase balance) is necessary but not
suﬃcient. If the amplitude balance is also fulﬁlled at this frequency,
then the excitement of generator will occur at this frequency. Three-
and multi-stage feedback ampliﬁer is potentially unstable by the phase,
as its APFR crosses the real axis in two points, corresponding to low
and high frequencies. It is required to check the fulﬁllment of the am-
plitude balance conditions on each frequency, where the phase balance
is performed. If at least on one of them |K˙||β˙| ≥ 1, the closed system is
unstable.
The ÀPFR of the open loop system of the sixth order (three-stage
frequency-dependent feedback ampliﬁer) is shown on the ﬁgure 8.1. Such
system is potentially unstable by phase, since the phase balance condi-
tions are fulﬁlled at two frequencies (ω1 and ω2) [Uout1(ω1) and Uout2(ω2)
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are in phase with Uin = 1]. For determination of excitement conditions
of the closed system check the fulﬁllment of amplitude balance.
Fig. 8.1. APFC of the open system
At the frequency ω1|K˙||β˙| < 1, amplitude balance is not fulﬁlled; there-
fore, there will not be the generator excitement at ω1. At the frequency
ω2|K˙||β˙| > 1, amplitude balance is fulﬁlled; therefore, there will be the
excitement of generator on this frequency. The voltage in the output of
the generator after its switching in (t = 0) is illustrated in the Fig. 8.2.
After the transient process completion (after t1) the steady operating
regime starts. This process is ensured by nonlinearity of the ampliﬁer
amplitude characteristic due to which the gain of amplifying stage de-
creases with increasing of output voltage |K˙steady||β˙| = 1 (Fig. 8.3).
8.2. LC-generator on unipolar FET-transistor with a
loop in the gate circuit.
The schematic diagram of a generator with a loop in the gate circuit is
given in the Fig. 8.4.
The positive feedback is determined by the opposite connection of coils
(∗  beginning of windings). Therefore phase balance is performed when
ϕamp = 180◦ (CC). Amplitude balance is determined by gain of the
transistor stage and by the mutual inductance factor M , depending on
the coupling degree (distance) between the coils.
It is advisable to plug the loop into the gate circuit to avoid transistor's
shunting by the output resistance Ri. In this case it provides shunting by
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Fig. 8.2. Signals' spectral
densities
Fig. 8.3. Amplitude characteristic
of the
ampliﬁcation stage
the transistor leakage resistance, with value in two degrees more than Ri
(decades Ω). Amplitude balance with constant gain of the stage |K˙| =
const is ensured by the mutual inductance factor M˙ . It is chosen for
reliable generator excitation providing, i.e. the amplitude balance was
performed with reserve |K˙||β˙| ∼= 1, 2÷ 1, 25.
The generator voltage is taken oﬀ the loop, as due to loop's ﬁltering
properties it is close to sinusoidal. In order not to bridge the circuit
by the load resistance and not to deteriorate its quality, the voltage is
connected up to the loop through the source follower. The calculation
of the generator is done traditionally, taking into account the generator
operating regime by direct and alternating current.
Fig. 8.4. The schematic diagram of LC-generator on unipolar FET transistor
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Now we shall examine the direct current operation (mode). The load
line goes practically vertically since the resistance of the coupling coil by
direct current practically equals to zero (Fig. 8.5). When the operating
point is chosen in the centre of the operational area, shift voltage is
determined (for the point "0" UGSQ = +2 V) and RS =
UGSint.er
IDint.er
is
calculated. The parameters of the transistor S,Ri and m are determined
in the operating point "0" and linear electrical model of the generator
for its alternating current calculation is formed. The model is given in
the Fig. 8.6.
On describing this model and solving the equations system, we will deﬁne
roots. The generator excitation frequency is deﬁned by imaginary part
of the root and the amplitude balance is deﬁned by real part of the root
(if root real part is positive, then, the system is stable, if it is negative
then the system is unstable).
Fig. 8.5. The direct current operation mode
Fig. 8.6. Linear electrical model of the LC-generator
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8.3. LC-generators on bipolar transistors
The schematic diagram of a LC-generator in the circuit of collector is
given in the Fig. 8.7. The generator goes excited on the frequency f ∼=
1√
LCCC
. This circuit is similar to that of the generator on the unipolar
transistor where the circuit and coupling coil are swapped. CB is designed
for alternating current bridging the point 1 so that the feedback voltage
would be transferred to transistor emitter-base junction without losses
on R2. The elements RE , Rf , R1 and R2 provide the circuit's required
thermal instability factor S. In other aspects, the operation of the circuit
does not diﬀer from that examined in the section 8.2.
The calculation of the circuit is done in the following way:
1. The circuit is calculated by direct current;
2. The h-parameters of the transistor model are determined;
3. The linear model of the generator is made, the analysis of this
model is done, and the conditions of phase and amplitude balances
are set.
Fig. 8.7. The schematic diagram of the generator with loop in the collector
circuit
The generator circuit on the transistor, connected up by the common
base scheme (capacitive oscillator) is given in the Fig. 8.8. The positive
feedback is carried out due to capacitive divider, C1, C2. The voltage UC1
is the output of the divider U12 and goes to the transistor cathode (CB).
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The ampliﬁer output voltage is supplied to the divider input (1-3). The
resonant frequency is deﬁned by the equivalent capacitance:
Ceq =
C1 · C2
C1 + C2
.
Fig. 8.8. The common base circuit (capacitive oscillator)
The common base circuit has the phase shift ϕamp.gain = 0◦, hence
for phase balance fulﬁlling the feedback circuit's phase shift should be
ϕfb = 0◦, that is provided by voltage divider C1, C2. The divider transfer
factor,
β =
U12
U13
,
β =
1
ω · C1
1
ω · C1 +
1
ω · C2
=
1
C1
1
C1
+
1
C2
=
1
C1
C1 + C2
C1 · C2
=
C2
C1 + C2
.
If C1 >> C2, then β =
C2
C1
.
KU > 1β  the condition of amplitude balance. The ampliﬁer gain is
selected with reserve 20-30% and the excitement of the generator is
achieved through regulation of the gain.
Amplitude balance can be recorded by current or by voltage.
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For the current amplitude balance:
h21B = α < 1, that is why current stage gain KI < 1, in that case the
feedback current transfer factor has to be KIβ > 1.
IL = QIloop;
IC = QIloop.
In such circuit this ensures the current ampliﬁcation eﬀect increase in
parallel oscillatory circuit on the resonance frequency due to the reso-
nance currents (see section 7.1):
The common collector scheme is used as well (inductive oscillator) for
LC-generators building. The schematic diagram of the inductive oscilla-
tor is given in the Fig. 8.9.
Fig. 8.9. The common collector
circuit (inductive oscillator)
Fig. 8.10. The output voltage of
the generator
The clamps 1-0 (coil L lower turns) are the input of the feedback circuit.
The clamps 2-0 (the whole coil L) are the output of the feedback circuit.
Since KUamp < 1 (CC scheme), it is necessary that β =
Uoutfb
Uinfb
> 1.
Due to the coil voltage increase (U20 > U10), β > 1 is provided and the
amplitude balance is maintnaid.
When the generator is started, the amplitude balance has essential re-
serve and the increase of the generator output voltage amplitude begins
(Fig. 8.10).
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Capacitor C and resistor RB form the automatic bias circuit. Before
the excitement of the generator the transistor operating point by direct
current is deﬁned by the resistor RB and is positioned in the centre (of
the linear area) of input and output characteristics.
After generator exciting the sinusoidal voltage from the loop part charges
the capacitor C through the emitter-to-base junction (p− n), being the
diode. Then we get single rectiﬁcation during a half-period and capaci-
tive reaction (Fig. 8.11). The capacitor C is being discharged through the
resistor RB , at that τdischarge = RBC >> τcharge, τcharge = rdirectBEC,
. The voltage polarity on the capacitor C is closing (plus to the base
relatively emitter), that is why as the generator voltage increases the
capacitor voltage rises proportionally and closes the transistor, remov-
ing the direct current operating point downwards, hence, reducing stage
gain. The process will continue until the amplitude balance fulﬁllment
in the steady-state mode (|K˙||β˙| = 1).
Fig. 8.11. The voltage on the automatic shift circuit capacitor
The more the excitement initial reserve, the more Uout of the generator
and UC are and the bigger is the stage operating point's shift to cut-oﬀ,
which causes big nonlinear distortions of the collector current. Howev-
er taking oﬀ the output voltage from the loop, characterizing by good
ﬁltering properties, get the output voltage of practically sinusoidal form.
8.4. General issues of the RC-generator theory
As has been stated above, it is more reasonable to apply RC-generators
for the selective RC-systems as well as for the generators, if the oscil-
lation frequency is less then 100 kHz. Figure 8.12 shows RC-generator
schematic diagram.
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Fig. 8.12. RC-generator schematic diagram
For wide-band RC-ampliﬁer gain K and the frequency-dependent pos-
itive feedback transfer ratio α´, conditions of phase and amplitude bal-
ances are the following:
|K| · |α| ≥ 1 Amplitudebalance
ϕg + ψFB = 360◦ · n Phasebalance
n  any whole number.
Figure 8.13 shows conditions of the amplitude balances in a steady state
at various secure excitation and the generator output voltage nonlinear
distortion margins, where 1  amplitude ampliﬁer Uoutm = ϕ(Uinm), 2
 the same characteristic in the form of |K| = ψ(Uinm), 3  nonlinear
distortions coeﬃcient γ = ξ(Uinm).
For secure generator exiting the initial gain margin is set of 20-30%, as
steady gain Ksteady at the point A1 is decreased at about 20%. If the
margin for secure excitation is set higher, e.g. 40%, the steady state will
be accomplished at the point A2. At that, the nonlinear distortions value
γ2 will be higher then γ1 (see Fig. 8.13).
When calculating RC-generators by given values of nonlinear distortions
γ, the initial margin |K| is chosen for excitation, however, for the reliable
exciting of generators it must me no less then 10-15%.
8.5. RC-generators with 180◦ phase-shifted links
Schematic diagram of three-link phase shifter is shown in Fig. 8.14. Time
constant of each link is the same with any value of a and is equal to
τ = R · C. To get phase shift of 180◦ for each link, the phase shift must
be 60◦, from where the parameters R and C are chosen. Link transfer
ratio:
α =
Uout
Uin
= Re(α) = jIm(α).
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Fig. 8.13. Initial excitation margin eﬀect on the generator's behavior.
To accomplish the link phase shift of 180◦, the following conditions must
be met: {
Im(α) = 0;
Re(α) < 0.
Fig. 8.14. Three-element phase-shifted link
By equating the transfer ratio imaginary part value α to zero Im(α) = 0,
we will get expression for the frequency of quasi-resonance ω0:
ω0 =
1
R · C
√
3 +
2
α
+
1
α2
.
If the link parameter value α = 1, then ω0 =
1
R · C√6 .
The real part value α at quasi-resonance (ω0) is deﬁned by the following
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expression:
α(ω0) = − 1(
8 +
12
a
+
7
a2
+
2
a3
) .
If a = 1 we will get α(ω0) = − 129 . Consequently, with the link parameter
a = 1 to excite a generator, the ampliﬁer gain must be higher then 29.
The values of the ampliﬁer transfer ratios for exciting generator with
three-element link in relation to the link parameter a are shown in
Fig. 8.15.
From the results shown in Fig 8.14 follows that it is not reasonable to
apply links with a = 1÷ 2.
RC-generator with three-element phase shifting link. Figure 8.15 shows
RC-generator schematic diagram with three-element phase shifting link.
Resistor R · a2 functions as gate resistor R3. To match the circuit input
resistance with the output resistance of ampliﬁer, the following condi-
tions must be met:
Rin.ch ?Rout.amp.
Fig. 8.15. Dependence of the link transfer ratio versus on the a parameter.
If RC = 10 kΩ, then Rout.amp ≈ 10 kΩ, therefore the input resistance
of the link must be Rout.ch = (50 ÷ 100) kΩ. Consequently, the resistor
value R ≈ (50 ÷ 100) kΩ, as RC = 10 kΩ. As Rout.ch is of the order of
(1÷ 3)R, and Rin.tr (ﬁeld eﬀect) is of the order of tens MΩ, they match
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Fig. 8.16. Three-linked phase shifter based generator.
excellently. Ampliﬁer transfer ratio ﬁne adjustment is executed by the
feedback coupling resistor RB .
Schematic diagram of the same bipolar transistors generator is shown
in the Fig. 8.17. To meet the requirements of matching of the ampliﬁer
and link resistances an additional stage - source follower is required. The
analogous issues of matching are considered in Section 7.5.
Fig. 8.17. Three-element link generator on bipolar transistors
RC-generator with T-shaped double bridge. As another option of the 180◦
phase shift link can be T-shaped double bridge with n = 0, 2. T-shaped
double bridge sinusoidal generator can be built on transistors as well
as on operational ampliﬁers. Therefore the condition of the phase and
amplitude balances must be met. Transistor based generator can be built
with diﬀerent combinations of transistor switching, but the total phase
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shift must be equal to 180◦ at that. The schematic diagrams are the same
as the ones, shown in the Fig. 8.17 and 8.18, where a double T-shaped
bridge is used instead of the three-element link.
On the operational ampliﬁer T-shaped bridge is connected to the in-
verting input of the ampliﬁer feedback circuit, feedback factor has to
correspond to the amplitude balance condition at that: |K| · |α| ≥ 1.
As has been shown above, in steady states |K| · |β| = 1.
As the value of positive feedback ampliﬁer gain Kα =
K
1−K · α and the
bridge transfer ratio |α| = − 1
11
if n = 0, 207, |α| = − 1
11
(see Section 7.4)
then the required ampliﬁer gain |K| > 11, with phase shift ϕamp = 180◦.
Consequently, the bridge must be connected to the inverting input of the
ampliﬁer and KU = −RFB
Rin
≈ −(13 − 14) must be provided for secure
excitement.
The issues of matching the bridge with ampliﬁer input and output re-
sistances the and the bridge resistor R value choice are solved in the
same way as it was considered above in the section 7.5. Calculations
of the resistors R1, zero adjustment (R2, R3, R4, R5, R6) and frequency
correction (RC , CC) schemes are considered in Section 5.5.
Schematic diagram of generator with DCOA (direct current operational
ampliﬁer) is shown in Fig. 8.18.
8.6. RC-generator with zero phase-shifter
The RC-links (serial-parallel type) with zero phase shift at the quasi-
resonance frequency are often used to create RC-generators. Such link
has relatively high transfer ratio
(
α = 13
)
, which requires lower ampliﬁer
gains for exciting. The scheme of such a link is shown in Fig. 8.19.
Vector diagram of RC-link with zero phase shift is shown in Fig. 8.20.
Having set output voltage vector Uout(U12), determine the direction of
currents through the resister IR2 and capacitor IC2, their sum I sets
current through links R1 and C1. Let's build voltage vectors IR1 and
IC1(U24, U43), and, having summed them with Uout(U12), will get output
voltage vector Uin(U13). It follows from the diagram that Uout and Uin
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Fig. 8.18. RC-generator with double T-shaped bridge with dc-ampliﬁer.
are in phase and Uout is equal to 13Uin.
As to meet the amplitude balance condition, using this link, gain must
be higher then 3 (phase shift is equal to zero), then ampliﬁers with
positive and additional negative feedback are often used. Fig. 8.21 shows
schematic diagram of such generator.
Negative feedback provides stability of the transfer ratio and its required
value (KU ≈ 3.4−3.6), and positive feedback provides generator exciting
on the frequencies close to the link quasi-resonance frequency. Schematic
diagram of generator with zero RC-link is shown in Fig. 8.22.
Ampliﬁer noninverting input gain:
KUnoninv = 1 +KUinv = 1 +
R2
R1
.
It must be higher then 3 to provide generator excitation (e.g. 3,4). Then
|KUinv | =
R2
R1
must be 2,4.
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Fig. 8.19. RC-link with zero
phase shift
Fig. 8.20. Vector diagram of
RC-link with zero phase shift
Fig. 8.21. Generator schematic
diagram
Fig. 8.22. Schematic diagram of
RC-generator with zero RC-link
Provided positive feedback, the ampliﬁer noninverting input gain:
KUnoninv =
KUinv (ω)
1− α(ω) ·KUinv (ω)
.
From this follows, that on the quasi-resonance frequency ampliﬁer gain
with positive feedback can vary from KUinv (with α = 0) to ∞ with
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α(ω) ·KUinv (ω) = 1.
Deep negative feedback provides high ampliﬁer stability. As a result,
the bandwidth of such ampliﬁer can reach several GHz, which is very
important for work on low frequencies. The only requirement in the
building such systems is accurate ﬁtting of elements, as instability of
Q-factor ∆QQ is equal to RC-link elements ﬁtting accuracy.
If balance of amplitudes |K| · |α| ≥ 1 is accomplished, the ampliﬁer turns
into RC-generator, its voltage waveform depends on the value |K| · |α|.
If |K| · |α| are close to "1", the output voltage will have a sinusoid form.
If |K| · |α| are higher then "1", the non-sinusoidal signal will be got
when the amplitude balance condition in steady states is met due to
ampliﬁer cut-oﬀ. For that reason, the recommended exciting margin in
RC-generator is (10-15)%.
From the exciting conditions the dependence between positive and neg-
ative feedback factors can be determined:
K · α
1 + β ·K ≥ 1; K · α = 1 + β ·K; α =
1
K
+ β,
If K >> 1, then α = β
RESUME
It is necessary to understand It should be memorized
1. Generator is a device, trans-
forming power supply energy into
continuous oscillations of required
waveform, amplitude and frequen-
cy.
2. The classical method, method
Raus-Gurvitsz, operator resis-
tance (conductance) method and
Naykvist-Michaylov method can
be used for exciting conditions
analyze.
1. Deﬁnition of concepts: phases
and amplitudes balance, LC, RC-
generator exciting frequency, excit-
ing conditions analysis methods.
2. APFR of opened system.
3. Generalized LC, RC-generator
structure.
4. Bipolar and FET transistors
schematic diagrams.
5. How feedback circuits can be re-
alized.
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RESUME
3. The features of LC-generators
constructing on FET-transistors.
4. The features of LC-generators
constructing on bipolar transistors
by common emitter. Inductors Lcol
and LC are the elements of feed-
back.
5. The features of LC-generators
constructing on bipolar transistors
by common base (capacitive oscil-
lator). Capacitive divider is feed-
back elements
6. The features of LC-generators
constructing on common collector
bipolar transistors (inductive oscil-
lator). Inductor, connecting by au-
totransformer circuit is the feed-
back element.
7. Concept of amplitude balance at
exciting beginning (transient pro-
cess), where |K||β| > 1, and at
steady state, where |K||β| = 1.
8. LC-generator exciting frequen-
cy is deﬁned by loop resonant fre-
quency.
9. Physical essence and mathemat-
ical equation of phase and ampli-
tude balance.
10. Excitement initial margin in-
creases RC-generator output volt-
age nonlinear distortions.
11. Three-element phase shift link
ω0 and α(ω0) are calculated by
6. Linear electric model of LC-
generator on FET-transistor.
7. Linear electric model of LC-
generator on bipolar transistor.
8. Formulas:
Kβ ≥ 1  generator excitement
condition,
ϕi = ψ33 = 360◦n  phase balance
|K||β| ≥ 1  amplitude balance,
ω0 ∼= 1√
LC
 LC-generator excit-
ing frequency.
9. RC-generator with 180◦ phase
shifting link constructing princi-
ples.
10. RC-generators with three-
element phase shift link schematic
diagrams.
11. RC-generators with double T-
bridge schematic diagrams.
12. Zero phase shifter, parameters,
vector diagrams.
13. Formulas
|K||α| ≥ 1, ϕamp + ψfb=360 · n 
amplitude and phase balance con-
ditions.
ω0 =
1
RC
√
6
 three-element link
quasi-resonance frequency at a =
1, α(ω0) = − 129  link transfer ra-tio at frequency ω0 at a = 1
ω0 =
1
RC
 quasi-resonance fre-
quency of double T-bridge,
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RESUME
imaginary and real parts of link
transfer ratio α.
12. Simpliﬁed version of RC-
generator with three-element link
based on FET transistor con-
structing.
13. Simpliﬁed version of RC-
generator with three-element link
based on inverting op amp.
14. Simpliﬁed version of RC-
generator with double T-bridge
constructing on the base of invert-
ing op amp.
α(ω0) = − 111  T-bridge transferratio at frequency ω0 at n = 0, 207.
You should be able to:
1. To determine concepts: generator, exciting conditions analyze, phase
and amplitude balance, LC-generators on FET- and bipolar transistors,
generators excitation frequency, margin by excitement.
2. To write formulas for excitement condition, phase and amplitude bal-
ance.
3. To solve problems on generator main parameters and excitement con-
ditions determination.
4. To determine concepts: phase shifting RC-link, RC-generators, zero
phase shifter, RC-generators with phase shift and zero links on bipolar,
FET transistors and operational ampliﬁers phase and amplitude bal-
ances.
5. To write formulas for exciting conditions, RC-generators phase and
amplitude balances, formulas of quasi-resonance frequencies and phase
shifting links and zero phase shifter's transfer ratio.
6. To solve problems on principal phase shifter's, RC-generators and their
excitement parameters determination.
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8.7. Tasks for current testing
8.7.1. Questions for monitoring
X What is the generator? Generators' classiﬁcation.
X Write amplitude and phase balance conditions.
X What diﬀer APFR of stable and unstable systems?
X What cause the amplitude balance fulﬁllment after the
transient process end?
X What is physical essence of generators excitement?
XWhy loop of FET-transistor generator circuit is expedient
to connect up to the gate circuit?
X Separate feedback loop in the common-base circuit
(Fig. 8.8). Explain, how amplitude balance is fulﬁlled in this
circuit at transistor current gain KI < 1.
X Draw common base(capacitive oscillator), common col-
lector (inductive oscillator) LC-generators circuits. Separate
feedback loop, determine their factor. Deﬁne generators' loop
functions, realizing current or voltage ampliﬁcation.
X Determine RC-generators phase and amplitude balance
conditions.
X Analyze excite margin diﬀerent values on oscillations am-
plitudes in steady states and nonlinear distortions of output
voltage.
X Analyze link parameter a on quasi-resonance frequency ω0
and transfer ratio α(ω0). Which parameter a values are ex-
pedient to use and why?
X Formulate three-element phase shifting link matching con-
ditions with ampliﬁer output and input for RC-generator
constructing.
X Draw RC-generator circuit with three-element phase shift-
ing link.
X Show circuit with three-element phase shifting link based
on op amp.
X Show zero phase shifter's circuit and its vector diagram.
X Give zero RC-link generator circuits.
X Name RC-generators exciting conditions. Which is inﬂu-
ence of exciting on waveform of generator output voltage?
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8.7.2. Problems for independent and individual solution
X Depict three-staged ampliﬁer opened systems APFR:
a) stable; b) conditionally stable; c) unstable.
X Draw generator output voltage graph after power supply
switch-oﬀ. Reﬂect generator APFR before and after transient
process.
X Determine means in generator circuit, providing ampli-
tude balance. How excitement margin inﬂuence on generator
output voltage form (show oscillograms).
X Calculate the LC-generator circuit (Fig. 8.4). Determine
phase and amplitude balance.
X Calculate the LC-generator circuit (Fig. 8.8). Determine
phase and amplitude balance.
X Calculate the LC-generator circuit (Fig. 8.9). Determine
phase and amplitude balance.
X Compute three-element link RC-generator based on FET
transistor (Fig. 8.16) for its typical elements: RC = 10kΩ;
RB = 1 kΩ;Rload = 100 kΩ. Provide quasi-resonance fre-
quency 10 kHz, output voltage amplitude UOutm = 5 V .
X Calculate RC-generator with doubled T-bridge based on
direct current op amp (Fig. 8.18) for typical elements of am-
pliﬁer without feedback: RIn = 300 kΩ;ROut = 600 Ω. Pro-
vide quasi-resonance frequency 15 kHz, output voltage am-
plitude UOutm = 10 V .
X Build vector diagram for zero-phase shifter. Prove this link
transfer ratio being α(ω0) = 13 .
X Calculate zero RC-link generator circuit (Fig. 8.22). Pro-
vide quasi-resonance frequency f0=30 kHz, output voltage
amplitude UOutm = 12 V .
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PART II
Pulse devices
CHAPTER 9. RC-CIRCUITS AT PULSE
INFLUENCE
9.1. Pulses, classiﬁcation, description, parameters
Pulse is short-term change of a voltage or a current in an electric circuit.
Pulses can be of various waveforms: rectangular (Fig. 9.1 a), triangular
(Fig. 9.1. b), trapezoidal (Fig. 9.1 c), exponential (Fig. 9.1 d), etc. and
can be unipolar (a) and heteropolar (b) (see Fig. 9.2). Unipolar pulses
can be positive and negative. Special generators are applied to get pulse
pattern of various waveform, frequency and amplitude.
An example of a physical positive rectangular pulse of voltage U(t) is
resulted In Fig. 9.3.
The basic characteristics and parameters of pulses are:
1. Peak of a pulse Um = A;
2. Active duration of a pulse (it is measured at a level 0,1A) tpulse;
3. Steepness of pulse edge (rising) Srising =
dU
dt
≈ Um
trising
;
4. Steepness of falling edge Sfalling.edge =
dU
dt
≈ Um
tfalling.edge
;
5. Distortion of pulse "roof" (top drop) ∆U , which is estimated by
relation ∆U100%
Um
;
6. Peak of pulse reverse (backward) overshot Umback;
7. Duration of reverse overshot tpulseback (it is measured at a level
0,1 Umback
8. Pulse power P = W
tpulse
, where W, tpulse  pulse power and dura-
tion.
Periodically repeating pulses form pulse pattern (sequence) (Fig. 9.4). It
is characterized by the following parameters:
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Fig. 9.1. Examples of pulses of various waveforms
Fig. 9.2. Pulses of diﬀerent polarity: a  negative; b  bipolar
 Frequency of pulse pattern f = 1T , where T = tpulse + tspace;
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Fig. 9.3. An example of a physical pulse
Fig. 9.4. Pulse pattern Fig. 9.5. Deﬁnition of average
value of a pulse
 Duty factor χ = tpulse
T
(a range of change 0 . . . 1), pulse ratio Q =
=
T
tpulse
(a range of change from ∞ up to 1)
 Pulse average value of (see Fig. 9.5)
Uaver · T =
tpulse∫
0
U(t)dt;
Uaver =
1
T
·
tpulse∫
0
U(t)dt =
Spulse
T
=
Um · tpulse
T
= Um · χ = Um
Q
;
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9.2. Diﬀerential, dividing and integrating
RC-circuits
Voltage and current in RC-circuits under unit step. Voltage unit step (see
Fig. 9.6) enters the input of RC-circuit represented in Fig. 9.7. Determine
reaction of a circuit on the unit step, i.e. establish dependences: UC(t) =
?; UR(t) =?; i(t) =?.
Fig. 9.6. Schematic diagram of a
RC-branch
Fig. 9.7. Unit step
The voltage on the capacitor C will look like:
UC = U ·
(
1− e− tτ
)
. (9.1)
Dependences UC(t) at diﬀerent RC-branch's time constants are resulted
in Fig. 9.8.
Fig. 9.8. UC(t) at diﬀerent time
constants
Fig. 9.9. UR(t) at various τ values
The voltage on an output of a RC-branch looks like:
UR = U − UC = U − U + U · e− tτ . (9.2)
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Dependences UR(t) at various values τ are resulted in Fig. 9.9.
As UR = i ·R, then
i =
UR
R
=
U
R
· e− tτ (9.3)
Dependence I(t) is resulted in Fig. 9.10.
Fig. 9.10. Dependence I(t)
Diﬀerentiating and dividing RC-branches. A branch is named the diﬀer-
entiating one, when signal on its output has the values proportional to
input signal derivative in each moment. Hence,
uout(t) = K · duin(t)
dt
.
Factor K has dimension of seconds, otherwise dimension of the left and
right parts of equality will not be identical. It is possible to consider
capacitor C or coil L as ideal diﬀerentiating device. For example, volt-
age uin(t) on capacitor C can be seen as input signal, and current i in
branch  as output one. A known relation connects these variables, i.e.
the current in a branch is proportional to the derivative from an input
voltage. However, it is impossible to use this circuit for practical purpos-
es, as it does not contain an element, which would provide any current
values registration and measurement of its value.
To receive a output signal in the form, convenient for observation or
registration, sensitive to current device, with internal resistance R, is
branched in series up to circuit. In the elementary case, it can be re-
sistor R, the voltage on which is proportional to a current UR = i · R.
The considered RC-branch can carry out functions both diﬀerentiation
(reduction) at τ << tpulse, and be dividing circuit, if τ >> tpulse.
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Voltage UC and UR of such chain are shown in Fig. 9.1.
Fig. 9.11. Voltages mode: à mode I  τ << tpulse, b mode II  τ >> tpulse
Let us consider two modes:
I. A diﬀerentiating branch  τ << tpulse, thus two variants are possible:
à) τ << tpulse; b) τ >> tpulse;
II. A dividing branch  τ >> tpulse, thus it is also possible: à) τ >>
tpulse; b) τ << tpulse.
Fig. 9.12 depicts the diﬀerentiating branch under pulse sequences inﬂu-
ence.
Capacitor C is being charged under charge current icharge inﬂuence,
and being discharged in case of spacing interval at pulse enter, causing
discharge current idisgharge (thus, E = 0). Admit rint << R, then they
can be neglected (rint = 0).
Let's consider mode I, variant à): τ << tpulse, τ << tspace.
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Fig. 9.12. Reduction RC-branch
schematic circuit
Fig. 9.13. Dependences UC(t) and
UR(t); mode I variant:
τ << tpulse, τ << tspace
After pulse ending (the moment of time t1) E = 0 ⇒ UR = −UC (see
Fig. 9.9.).
During the interval (t1 − t2) the capacitor C is fully discharged (see
Fig. 9.9.), since τ << tspace
Uout = ispace ·R = R · C · dUC
dt
;
UC = U12 − Uout.
Then
Uout = R · C · d(U12 − Uout)
dt
.
If Uout << U12 = Uin we shall receive:
Uout = R · C · dUin
dt
.
i.e. the ideal diﬀerentiating branch is received. Hence, it is required three
conditions to the branch to be diﬀerentiating:
−τ << tpulse;
−τ << tspace;
−Uout << U12 = Uin.
Thus, the voltage Uout diagram at pulse sequence presence on input will
have the following view (Fig. 9.14):
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Fig. 9.14. The voltage Uout diagram of a diﬀerentiating branch at presence
of pulse sequence on input
Mode I, variant b): τ << tpulse, τ >> tspace
The transients are similar to considered in variant à) during pulse, and
during the interval the capacitor C has no time to be discharged up to
zero for time tspace, therefore zero initial conditions are not carried out
and such variant is unacceptable for a diﬀerentiating branch.
Similarly, the mode II at τ >> tpulse, τ << tspace provides variant of a
dividing branch.
At a moment t1, after pulse action, (see Fig. 9.15) UR(t1) = −UC(t1),
and in the moment t2 zero initial conditions take place. The signal on
the output practically repeats signal on the input. Hence, such branch
is dividing.
Integrating RC-branches. An integrating branch is two-port network,
which signal on output is proportional to integral of input signal. In
a case, when input and output signals are expressed in identical units
(for example, in units of voltage), the operation which is carried out by
the integrating circuit, it is possible to write down as a ratio:
Uout(t) =
t∫
0
Uin(t)dt,
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Fig. 9.15. Dependences UC(t) and
UR(t); a mode II at
τ >> tpulse, τ << tspace
Fig. 9.16. The schematic circuit
of an integrating RC-branch
where K  the factor of proportionality.
In Fig. 9.1 the schematic circuit of an integrating circuit is resulted. Let
Rload →∞, that practically takes place at branch Rload >> Rout.
Integrating circuits frequently are applied for pulses extension or for
reception of the voltage changing under the law, close to linear.
For an integrating branch:
UC =
1
C
·
t∫
0
i(t)dt,
Value of a current in circuit i(t) = Uin(t)− Uout(t)
R
.
Having substituted value of a current in the formula UC , we shall receive:
UC =
1
C
·
t∫
0
Uin(t)− Uout(t)
R
dt =
1
R · C ·
t∫
0
[Uin(t)− Uout(t)] dt.
For reception of an ideal integrating circuit, the condition Uout << Uin
has to be satisﬁed, then:
UC =
1
R · C ·
t∫
0
Uin(t)dt.
To provide branch low transfer ratio, i.e. Uout << Uin (Uout = UC),
it is necessary to provide a condition τ >> tpulse (see Fig. 9.17). The
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inclination of line on the integrating branch's output is proportional to
the voltage peak of integrated pulse and inversely proportional to branch
constant of time τ .
Fig. 9.17. A voltage on an output
of branch (on the capacitor) at
various t
Fig. 9.18. Error estimation
Hence, for branch precise integrating, fulﬁllment of the following condi-
tions is necessary:
−Uout << Uin;
τ >> tpulse.
During pulse action (t1 ÷ t2)
Uin = U = const, means
UC =
1
R · C ·
t∫
0
U · dt = U
R · C · t.
At a moment t2 the voltage on the branch output will be:
Uout(t2) =
U
R · C · tpulse.
Fig. 9.18 shows the integrating RC-branch output voltage, where:
1  integrating branch real voltage Uout = UC ;
2  voltage on output of ideal integrator.
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At τ >> tpulse the branch works practically without error.
Let us deﬁne the maximal errors having place at the pulse end.
∆max =
dUC
dt
∣∣∣∣
t=0
− dUC
dt
∣∣∣∣
t=tpulse
, δmax =
∆max
dUC
dt
∣∣∣∣
t=0
Where ∆max is the maximal value of absolute and δmax  of relative
errors.
Value of an error for t = tpulse makes:
δt=tpulse =
dUC
dt
∣∣∣∣
t=0
− dUC
dt
∣∣∣∣
t=tpulse
dUC
dt
∣∣∣∣
t=0
.
9.3. Limiters on diodes of serial and parallel types
Formation of rectangular pulses can be received with the help of gener-
ator of sine oscillations and limiter (clipper) (see Fig. 9.19).
Fig. 9.19. The block diagram of the rectangular pulses former
It can be distinguished the limiters from above, from below and two-sided
(bilateral) limiters. Limiter amplitude characteristics and oscillograms,
demonstrating their operation, are resulted in Fig. 9.20, 9.21 and 9.22.
Serial diode limiters. The schematic circuit of the serial limiter from be-
low at a zero level is resulted in Fig. 9.2 together with the oscillogram,
illustrating its work. Load resistance should be much more limiter re-
sistance R (Rload >> R), and internal resistance of a sine signal source
Rint << R. For current ﬂow maintenance during interval from 0 up
to piUin.max >> Udiode.dir, where Udiode.dir  a voltage on the diode,
switched in the conducting direction, has to be about 0,3 . . . 0,6 V.
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Fig. 9.20. The amplitude characteristic and oscillograms of limiter from
above
Fig. 9.21. The amplitude characteristic and oscillograms of limiter from
above
The circuit of the limiter from above at zero level and its operational
oscillograms look like, resulted in Fig. 9.24. The performance of the same
conditions is necessary for circuit normal operation provision:
Rload >> R Rint << R Uin.max >> Udiode.dir.
Circuits should provide limitations at any level for limiters were univer-
sal. The circuit of limiter from above at any level is resulted in Fig. 9.25.
Polarity of EMF source Uref is chosen the diode VD to be in "on" condi-
tion (opened) at Ein = 0; Uref can change in limits Uref = 0−Ein.max.
As Rint and RV D.dir are much less than resistor R value, it is possible
to make assumptions, that Rint → 0; RV D.dir → 0.
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Fig. 9.22. The amplitude characteristic and oscillograms of the two-sidedl
limiter
Fig. 9.23. The serial diode limiter circuit and its oscillograms on output
Fig. 9.24. The circuit of the limiter from above at a zero level and its
oscillograms on the output
At performance of a condition Ein ≤ Uref diode VD is "on"and at
performance of the made assumptions Uout = Ein. If Ein > Uref , then
VD is in "oﬀ" condition: loop current (and through resistor R) is equal
to zero, hence Uout = Uref (an interval ωt2 ÷ ωt3). During time from 0
up to ωt1, when Ein = 0, then Uout = 0 as well. The circuit of limiter
from below at any level is resulted in Fig. 9.26. Circuit operation, the
oscillogram and assumptions are similar to considered earlier.
The circuit of level limiter from above and from below at any levels rep-
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Fig. 9.25. The circuit of limiter of arbitrary level from above and its
oscillograms on the output
resents a combination of two considered circuits branched up in series,
look Fig. 9.27. Restrictions, work and oscillograms are similar.
Fig. 9.26. The circuit of limiter from below at any level and its oscillograms
on the output
Fig. 9.27. The circuit of limiter from above and from below at any levels and
its oscillograms on the output
To lacks of serial diode limiters can be referred following:
 Limiters demand ideal EMF input signal sources (Rout → 0);
 Circuits are passive and have transfer ratio T0 < 1;
 Ein value should be high (tens volt), i.e. should be satisﬁed a
condition Ein >> Udiode.dir.
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Parallel diode limiters. The basic lack of serial diode limiters is the re-
quirement of low internal resistance of the signal source EMF. To remove
this lack parallel diode limiters are developed. Such limiters circuits do
not demand very low output resistance of EMF source. Loading resis-
tance has to be Rload >> R similarly to the serial limiters.
The circuit of diode limiter from above is approximately at zero level
and oscillograms, illustrating its work, are represented in Fig. 9.28. Hav-
ing accepted assumptions Rload >> R and Ein >> Udiode.dir, we shall
describe the circuit with system of the equations:{
Ein = I ·R+ UV D
UV D = ϕ(I)
The ﬁrst equation represents the load line 1, the second one is i-v char-
acteristic of diode 2. Having constructed a load line by points of OC
and SC (I = 0, Udiode = Ein;Udiode = 0, Ic.c =
Ein
R
), we will construct
the oscillogram Udiode(ωt) = Uout at sinusoidal input EMF Ein. We will
receive limitation from above at the level Udiode.dir ≈ 0, 3÷ 0, 6 V.
Fig. 9.28. Parallel diode limiter from above, oscillograms
Parallel diode limiter from below at approximately zero level diﬀers by
direction of diode connection, and for limitation at any levels, the circuits
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are supplemented with power supplies Uref which polarity is chosen for
diodes VD have been "oﬀ"at Ein = 0.
Conclusions: Parallel diode limiters are not critical to Rint of input sig-
nal source, however have lacks of serial diode limiters  low transfer
ratio, require the large input signals 10 . . . 30 V and the buﬀer stage for
matching with Rload.
For common diode limiters faults removal, transistor ampliﬁers  limiters
with much lower input signals (hundreds millivolt), rather high input and
low output resistances and the best form of a output voltage (factor of
approximation to rectangular) are developed.
9.4. Transistor linear models in large signal mode
In contrast to mode considered before in sections "Analog circuitry"
where the transistor operated in a mode of a small signal and was a
linear element, then in a pulse mode, that is speciﬁc for digital devices,
the transistor operates in the mode of large signal. As against the mode
of small signal, where a rejection from the operating point by direct
current makes about 20-30 %, in a mode of large signal the transistor
passes from a cutoﬀ zone through active area in the saturation mode
and on the contrary. In pulse technology transistor as a rule, operates
in two opposite conditions: in a cutoﬀ mode (the transistor is "oﬀ")
and in the mode of saturation (the transistor is "on"and saturated).
The transistor transfer ratio in these modes is less, than unity, i.e. it
possesses no amplifying properties.
Besides, transistor, during switching from one mode into the second and
on the contrary, is in an active mode, time of switching makes units of
microseconds. In a transient (active) mode the transistor transfer ratio
is much more than unity and in a mode of large signal transistor charac-
teristics are nonlinear and the principle of superposition is inapplicable.
For the analysis of circuits with transistors operating in modes of large
signal, methods of the analysis of nonlinear circuits are applied.
Method of nonlinear VAC approximation by piecewise linear function has
found wide application in engineering practice. Essence of method con-
sists in nonlinear VAC approximating by piecewise linear functions for
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separate areas (cutoﬀ, saturation, transient area). In each area, with ap-
proximating functions taken into account, VAC is represented as Taylor
series. On the basis of the stipulated linear approximation all deriva-
tives, since the second, can be neglected (a series will be limited with
two terms a + b · x), and the constant component is necessary to take
into account.
The transistor electric model is synthesized based on received equations
for each area, taking into consideration constant components. At that,
models result linear but diﬀerent for all three areas. Models of transistors
are applied in system of h-parameters.
Consider approximation of input and output characteristics of the bipo-
lar transistor (the circuit with OE) and the ﬁeld-eﬀect transistor (FET)
(with the induced channel). Fig. 9.2 shows output characteristics of the
BJT (bipolar junction transistor. The cutoﬀ area (1) is located between
characteristics IB = 0 and IB = −IC0 with corresponding values of col-
lector IC.beg and IC0 currents. The area of saturation (3) corresponds
to the minimal values of a voltage. Transistor resistance in saturation
mode RCE.sat is deﬁned by inclination line tangent 3, i.e. tgβ. There is
an area of active mode - 2 between them. These three basic areas are
also speciﬁed on transistor input characteristics (see Fig. 9.30).
Fig. 9.29. Output characteristics of the BJT transistor
1  cut-oﬀ area; 2  operating area; 3  saturation area
Linear approximation of input and output characteristics of BJT tran-
sistor with the indication of characteristic areas is resulted on Fig. 9.31.
Characteristics of FET transistor with the induced channel are similar
to considered and their approximation for three areas (see Fig. 9.32) is
similar as well.
Determine values of collector currents for transistors being in cut-oﬀ
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Fig. 9.30. Input characteristics of the BJT transistor
1  cut-oﬀ area; 2  operating area; 3  saturation area
Fig. 9.31. Approximation of input and output characteristics of the BJT
transistor
1  cutoﬀ area; 2  operating area; 3  saturation area
Fig. 9.32. input and output characteristics of FET transistor with induced
channel
area. For the common base circuit at IE = 0 reverse (thermal) current
IC0 (see Fig. 9.33 a) ﬂows between base and a collector. For the circuit
with common emitter for IB = 0 providing it is necessary to pass current
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IC0 through emitter-base junction (see Fig. 9.33 b). Thus the current of
a collector will be IC.beg = IC0 · h21E , i.e. in h21E times more, than for
the circuit with common base. It is possible to reduce current IC.beg up
to value IC0 after transistor locking with positive potential at the base,
passing current of value IC0 from base to emitter, therefore IE = 0, and
IC = IC0(see Fig. 9.33 b).
Fig. 9.33. Currents of collectors in cut-oﬀ area
The electric model of the transistor for area of an active mode (2) has
been considered earlier.
The model of the transistor in cut-oﬀ area (IE = 0), that is provided
with positive potential supplied on base concerning emitter (the common
bus), is drawn in Fig. 9.34.
For area of saturation (3), the model of the transistor looks like (see
Fig. 9.35) where e0 is determined at approximation of input character-
istic. Thus e0 = UBR.sat ≈ 0, 2÷ 0, 5 V e0 = h11E = tgα (see Fig. 9.31),
RC.sat = ygβ (see Fig. 9.29).
Fig. 9.34. Electric model of the transistor for cutoﬀ area (1)
The model of the transistor in cut-oﬀ area represents break of the emitter
concerning base-collector interval through which the current IC0 ﬂows.
It is necessary for this mode to supply positive potential on transistor
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Fig. 9.35. Electric model of the transistor in the saturation area (3)
base, concerning the emitter.
The model of the transistor in a mode of saturation represents prac-
tically locked ("oﬀ" ) electrodes  base, collector and emitter, since
RC.sat ≈ (1 ÷ 10) Ω; e0 ≈ (0, 2 ÷ 0, 5) V ; h11E ≈ (10 ÷ 100) Ω. It is
necessary to supply to the base current, exceeding saturation base cur-
rent for transistor saturation mode providing.
9.5. Calculations of transistor keys
Consider a design procedure of a key (switch) in the mode of saturation.
The basic circuit of a key is resulted on Fig. 9.36. Negative input pulses
of the certain amplitude are necessary for saturation of a key. As a result
of calculations it is necessary to ﬁnd: type of transistor, EC , RCRB(Eu).
Transistors of n − p − n type are applied for positive input pulses, the
key circuit is similar.
Fig. 9.36. A transistor key in a mode of saturation
Calculation of the circuit by direct current is traditional, the input char-
acteristic of the transistor in a mode of saturation (2) however to be
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taken into account.{
EC = IC ·RC + UCE.sat;
UCE.sat = IC ·RC.sat.
(9.4)
(9.5)
The loading line (1) is constructed by two points (OC and CC) (see
Fig. 9.37):
OC : IC = 0 UCE = EC .
CC : UCE = 0 Ic.c. =
EC
RC
.
Fig. 9.37. Key calculation by
direct current
Fig. 9.38. Deﬁnition of operating
point position on input
characteristics
Crossing of loading line (1) with a line of saturation (2)  a point "A",
determining a mode of saturation and its parameters: IC.sat, UCE.sat and
IB.sat, in this case it is IB3 (see Fig. 9.37). At designing keys the current
of collector in saturation mode is usually set, that determines a choice of
transistor type by allowable current and point "A" position (so also cur-
rent Ic.c.). By value of this current resistor is computed
(
RC =
EC
Ic.c.
)
.
For calculation of the resistor RB we shall take advantage of the tran-
sistor input characteristic in a mode of saturation (UCE ≈ 0). The base
current is determined by Eu and the resistor RB should be: IB ≥ IB3 .
Determine point "A" position on the input characteristic by base cur-
rent value in a point "A" on output characteristics IB.c.c. (see Fig. 9.38).
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If Eu is set, the input characteristics loading line should pass from point
OC (Eu) through a point "A" and to deﬁne value of SC current (IB.c.c.).
As current IB.c.c. =
Eu
RB
, from here it is possible to determine value of
the resistor RB
(
RB =
Eu
IB.c.c.
)
.
Introduce concept of saturation factor for acceleration of key saturation
process.
Saturation factor S = IB
IB.sat
, IB.sat=IB.A.
Recommended value of factor S ∼= 1, 5÷2 since switching time decreases
with increase of key S, however thus switching oﬀ time increases.
The simplest calculation of a switch.
IC.sat  coordinate of point "A" and EC , set by the consumer.
For example IC.sat = 0, 1A; EC ≈ 10 V.
Let's accept Ic.c. ∼= IC.sat ⇒ RC = EC
IC.sat
=
10
0, 1
= 100 Ω;
Then taking into account average transistor current gain h21E ≈ 50, we
shall calculate base saturation current:
IB.sat =
IC.sat
h21E
=
0, 1
50
≈ 2 mA.
Accept S = 2, then IB = S · IB.sat = 4 mA and calculate RB at a preset
value of pulse peak, for example, at Epulse = 5 V, UBE.A ≈ 0, 4 V , we
shall receive
RB =
Epulse − UBE.A
IB.A
=
5− 0, 4
4 · 10−3 = 1, 1 kΩ.
Rough requirements to the transistor:
UCE.break−down = 15÷ 20 V ; IC.max = 150÷ 200 mA; h21E ≈ 50.
The full model of a key for area of saturation looks like (see Fig. 14.49).
Thus RC.sat << RC , that provides UCE.sat ≈ 0.
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Fig. 9.39. Full model of a key for
area of saturation at
Ibase > Ibase.sat
Fig. 9.40. The simpliﬁed model of
a key at IB ≥ IB.sat
The simpliﬁed model of a key looks like (Fig. 9.40). In the simpliﬁed
variant, it is possible to count, that clips of the transistor C, E and B-
have the same potential.
Calculation of a key in a cut-oﬀ mode. The circuit of a key and fragments
of calculation by direct current are resulted in Fig. 9.41.
Fig. 9.41. The circuit of a key in a cut-oﬀ mode and elements of calculations
by direct current
The positive pulses locking the transistor are acting on the circuit input.
Operating point A1 for transistor full locking-out should be disposed on
the most lower characteristic (IB = −IC0). Thus, UCE.cut−off ≈ −EC .
Calculation of a mode by direct current is similar. The model of a key
in a cutoﬀ mode is resulted in Fig. 9.42.
Let's calculate peak of pulses (Eu), acting on the key an input and
providing locking the transistor (point A1).
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Fig. 9.42. Model of a key in a cutoﬀ mode
The description of the input characteristic of the transistor is known:
IB = IB.sat ·
(
e
−UBEϕT − 1
)
,
Where IB.sat  value of a base current at inverse switch of input transistor
junction, in a cut-oﬀ condition IB.sat = −IC0.
ϕT  Thermal potential (25 mV under normal conditions, T = 293◦ K);
Then
IB = IC0 ·
(
e
−UBEϕT − 1
)
.
If e−
UBE
ϕT << 1, IB = −IC0 that ensures the functioning transistor
key in point À1. It is necessary UBE ≈ 10ϕT = 250 mV for provid-
ing e−
UBE
ϕT << 1.
Let's ﬁnd peak (amplitude) of input pulses
Eu = UBE.cut−off + IC0 ·RB .
Value of voltage IC0 · RB  reaches about tens millivolt, therefore with
reserve Ru ≈ (0, 3 ÷ 0, 5) V . The simpliﬁed model of switch represents
"on" collector and emitter, at voltage on base (0,3-0,5) V
Conclusions. The transistor key is in two conditions  cutoﬀ and satu-
ration:
1. Key in the mode of saturation. It is simpliﬁed model: K and E are
locked. Thus provide IB = IB.sat · S.
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2. Key in a cutoﬀ mode. Its model: K and E are opened, for this purpose
it is necessary to supply locking voltage amplitude of 0,3-0,5 V on base.
3. Advantage of transistor keys: control of the large currents IC (voltage)
UC with the help of base small currents. Hence, contactless key KE
excludes occurrence of a spark during switching oﬀ.
RESUME
It is necessary to understand It should be memorized
1. Pulse  is temporary voltage or
current change in electrical circuit.
Classiﬁcation, main pulses charac-
teristics and parameters.
2. Diﬀerentiating RC-chain pro-
vides output signal, being deriva-
tive at any time of input signal.
3. Integrating RC-chain provides
output signal being proportional at
each moment to integral of input
signal.
4. Rectangular pulses can be
formed with the help of sine oscil-
lation generator and limiter. Lim-
iters can be constructed on the se-
ries and parallel diodes.
5. Transistors characteristics ap-
proximation in saturation, cut=oﬀ
and active regions for some linear
models constructing in these re-
gions.
6. Transistors models for satura-
tion and cut-oﬀ regions.
7. How transistor switches are con-
structed and calculated by direct
current in cut-oﬀ region.
1. Determination of concepts: dif-
ferentiating, dividing and integrat-
ing RC-chains, diode limiters of
parallel and series types, large sig-
nal mode, transistor characteris-
tics approximation, transistor lin-
ear models separately for satura-
tion, cut-oﬀ and active regions,
transistor switches calculations.
2. Electrical models of transistors
in cut-oﬀ and saturation regions.
3. Simpliﬁed transistor electrical
models in cut-oﬀ and saturation re-
gions.
4. Transistor switches models cut-
oﬀ and saturation regions.
5. Method of direct current switch-
es' calculation.
Formulas:
Uout(t) = RC · dUin(t)
dt
 diﬀeren-
tiating chain voltage,
Uout(t) = 1RC
t∫
0
Uin(t)dt  inte-
grating chain voltage,
∆max =
dUCt
dt
∣∣∣∣
t=0
− dUCt
dt
∣∣∣∣
t=tI
,
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RESUME
8. Switches output parameters val-
ues for cut-oﬀ and saturation
modes.
δmax =
∆max
dUCt
dt
∣∣∣∣
t=0
 maximal er-
rors, being at the pulse end.
You should be able to:
1. Determine concepts: pulse, dediﬀerentiating, dividing and integrating
RC-chains, limiters, large signal mode, transistor characteristics approx-
imation for deﬁnite regions, transistor and transistor switches models at
cutting-oﬀ and saturation, switches calculation methods by direct cur-
rent.
2. Write down the formulas for output voltages of dediﬀerentiating and
integrating RC-chains, their errors. To calculate transistor switches cir-
cuits.
3. To solve tasks on determination of the main parameters of chains and
transistor switches.
9.6. Task for current testing
9.6.1. Questions for monitoring
Give the deﬁnition of electric signal ampliﬁer and explain the require-
ment of power supply in its construction.
X What is the pulse? Determine main pulse characteristics
and parameters.
X Draw RC-chain and determine conditions when it is
diﬀerentiating.
X When RC-chain will be dividing?
X Name the principal sources of errors in integrating chains,
write their determination formulas.
X Name the advantages of integrators on DCOA.
X Draw block scheme of rectangular pulses formers and
amplitude characteristics of limiter.
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X Introduce diode limiters of parallel type at zero and
arbitrary level and their operation oscillograms.
X What is the advantage of parallel diode limiters compar-
atively with series ones?
X Introduce full and simpliﬁed linear transistors models in
saturation region. Which is transfer ratio of transistor in
this region?
X Introduce full and simpliﬁed linear transistors models in
cut-oﬀ region. Which is transfer ratio of transistor in this
region?
X Introduce full and simpliﬁed linear transistors models in
active region. Which is transfer ratio of transistor in this
region?
X Give transistor switch's calculation method in saturation
mode, switch model and explain essence of saturation
coeﬃcient S and its recommended values.
X Which is transistor switch's calculation method in cut-oﬀ
mode? Introduce switch model.
9.6.2. Problems for independent and individual solution
X Calculate diﬀerentiating RC-chain for conditions: pulse
pattern period T = 1 ms, Q-factor Q = 2.
X Determine RC-chain integrating errors.
X Determine equation of output voltage for three integrating
chains, connecting in series (τ1 = τ2 = τ3 =
1
RC
) at voltage
on the ﬁrst chain input UIn1 = 1 V . Which is maximal inte-
grating time?
X Draw the integrator circuit on operational ampliﬁers, com-
pare its main characteristics with those of integrating RC-
chains. What does limit integrating time of such integrators?
X Compute transistor switch in a saturation mode. Deter-
mine its full and simpliﬁed model parameters.
X Compute transistor switch in a cut-oﬀ mode. Determine
its full and simpliﬁed model parameters.
X Determine output voltage and current parameters for
switches in cut-oﬀ and saturation modes, ground this.
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CHAPTER 10. MULTIVIBRATORS AND
UNIVIBRATORS (MONOSTABLE
MULTIVIBRATORS)
Lately the devices with output voltage waveform sharply diﬀering from
sinusoidal are widely used. Such oscillations are called relaxational, con-
sequently, a multivibrator is the variety of relaxational generators. Mul-
tivibrator (from the Latin words of multim  much and vibro-oscillate) 
is the relaxational generator of almost rectangular waveform pulses, re-
alized as an amplifying device with the positive feedback circuit (PFB).
Switching of capacitor C energy from charging to discharging mode from
the power supply to the resistor R is the essence of multivibrator oper-
ation. The transistor switches (keys) carry out this switching.
Two types of multivibrators are distinguished: self-oscillating (does not
possess stable equilibrium condition) and waiting (possess one state of
stable equilibrium and is called one-shot (monostable) multivibrators).
Multivibrators can be built on the base of bipolar junction transis-
tors (BJT), ﬁeld transistors (FET), direct current operational ampliﬁers
(DCOA) and other.
10.1. Transistor multivibrator. Principle of
operation, operation oscillograms
A multivibrator is the two-stage RC-ampliﬁer with positive feedback
(PFB). Two transistor stages connected by CE circuit (see Fig. 10.1)
or two inverting DCOA are needed for this purpose. Execution of two
conditions is necessary for multivibrator excitation  balance of phases
and balance of amplitudes:
balance of phases ϕFB + ϕg = (360◦ · n),wheren integer;
balance of amplitudes KU · β ≥ 1.
Since feedback factor (ratio) is β = 1, and ϕFB = 0◦, then ampli-
ﬁers phase shift ϕg = 0◦, which is provided by two stages on a scheme
with CE.
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Multivibrators on BJT are mostly performed by a symmetric scheme
with collector-base communications (see the Fig. 10.2). Symmetry means
the identity of the symmetrically located elements: resistors RC1 =
RC2; RB1 = RB2; capacitors C1 = C2 and transistors VT1, VT2. A
multivibrator consists of two CE amplifying stages, which every output
voltage is supplied on the output of the last. The transistors of p−n− p
type are used in the scheme of shown multivibrator.
Fig. 10.1. Schematic circuit of transistor multivibrator
Fig. 10.2. Scheme of symmetric transistor multivibrator
At scheme connecting to the power supply EC both transistors are
opened and set conditions for collector currents. Their operating points
are located in an active region, since negative bias is fed on bases through
resistors RB1, RB2. However, such scheme state is unstable. A condition
kU ·β ≥ 1 executes and two-stage ampliﬁer becomes self-excited over the
PFB presence in the scheme. The process of regeneration begins  rapid
increase of one transistor current and reduction of current of another.
Let us current IC1 of transistor VT1 decreases a little in result of some
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accidental change of voltages on bases or collectors. At that the transis-
tor VT1 collector will get the negative increase of potential ∆UCE1m.
As voltage on a capacitor C1 can't instantly change, this increase is put
to the transistor base, opening it. Potential on a base VT2 is negative,
a current and the losses on a resistor are increased, ∆UCE2 get the in-
crease (±), which will be attached on ∆UBE1 (∆UCE2 = ∆UBE1), i.e.
the current IC1 will be more decreased, and a current IC2 will grow ad-
ditionally. The avalanche-like process ends with transistor VT2 entering
into the mode of saturation, and transistor VT1 into the mode of cut-oﬀ.
Scheme passes to one of its temporarily stable state (the quasistable
condition). Scheme duration of stay in the quasistable condition is deter-
mined by the processes of capacities' recharging (see Fig. 10.3). Let the
ﬁrst temporally stable condition when a transistor VT1 is locked, and
transistor VT2 is opened. A capacitor C1 is charged, charging chain:
+C , EB VT2, C1, RC1, −C . Since VT1 is locked then UCE1 = EC .
In the previous cycle VT1 was opened and voltage on it was UCE1sat.
As far as charging capacity C1 current Icharge is decreasing, losses on
RC1 are diminishing as well, causing rising edge tailing after the charge
C1, UCE1 = EC .
In the time t < 0 (previous cycle), transistor VT1 is saturated, and tran-
sistor VT2  is cut-oﬀ. From time t = 0 capacity C2 begins discharging.
Discharge chain is: = UC2, RB1,mEC , EC VT2 (saturated), UC2 with
voltages UC2 and EC being connected in accord. Voltage UC2 at the
expense of open transistor VT2 is applied between base and transistor
emitter VT1 ("+" on B and "−" on E) that hold VT1 in cut-oﬀ state.
Voltage on capacitor C2 would change polarity (−C), if scheme remained
in this condition after capacitor recharging, (see Fig. 10.3). However, in
the time t1 the voltage UBE1 = UC2 = 0 and transistor VT1 opens. That
provoke transistor VT2 locking and avalanche-like process of changing
transistors from one quasistable condition to another begins. As result of
this process, transistor VT1 is opened and VT2 is closed, and the second
temporary stable state starts. In this condition loading of capacitor C2
in chain +C , EB VT1, C2, RC2,−EC begins. Voltage UCEV T1 reaches
zero, i.e. is more than UCEsat. After t2 transient process is repeated.
Thus, passing periodically from one temporary stable state of equilib-
rium to another, multivibrator forms the antiphased output voltages of
almost rectangular waveform, taken from the collector of each transistor.
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Fig. 10.3. Temporal voltage
diagrams of self-oscillating
multivibrator
Fig. 10.4. The idealized graph of
voltage change
However, rising edge of the output voltages is considerably worse than
falling edge.
10.2. Computation of multivibrator oscillations
period
Lets voltage UCE is ideally rectangular and changes from 0 to −C . Let
carry origin of coordinates in point t1 (see Fig. 10.4). Transistor VT1 was
closed till the moment t1, VT2 was opened, and capacity C1 was charged
to voltage ≈ EC . After t1 (after zero in a new system of coordinates)
transistor VT1 is opened, and transistor VT2 is closed.
Multivibrator electric model after t = 0, is presented in Fig. 10.5 (t1
 old system of coordinates): transistor VT1 is opened, VT1 is closed.
Here Ri  resistance of the reverse biased emitter-base junction of VT2,
and I0  current of this junction (see Fig. 10.5 b).
Fig. 10.5. Electric multivibrator model and its parameters
For the low-powered and low-frequency transistors Ri is of order of units
or dozens of MΩ, I0 ≈ 0.1÷ 1 µA. It is possible to admit the following
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assumptions analyzing the orders of model values:
RCsat = RC1;
I0 = Ief ;
Ri?RB .
Then simpliﬁed model of multivibrator will appear as in Fig. 10.6.
Fig. 10.6. The simpliﬁed multivibrator electric model
Voltage on capacitor C and on the base of each transistors changes by
exponential law and determines the moment of scheme switching from
one temporal-steady state to another. When Uc(t) is known, it is possible
to calculate scheme duration of stay in the temporal-stable state; Uc(t)
is determined by solving diﬀerential equation describing the model.
If t = t2 (moment of switching), voltage on capacitor C Uc diminishes to
0. Then it is possible to ﬁnd the moment of time t2:
t2 ≈ 0.7 · τ1 = 0.7 ·RB2 · C1.
Similarly: t1 = 0.7 · τ2 = 0.7 ·RB1 · C2.
The complete period of symmetric multivibrator oscillations is deter-
mined by expression:
T = 2 · tpulse ≈ 1.4 ·RB · C.
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Consequently, frequency of generated oscillations f = 1
T
is determined
by recharging speed of capacitors C1 and C2, setting time. Peak value of
pulse Um on the collector of the closed transistor:
Um = Ek − IKB0 ·Rk ≈ Ek.
Duration of pulse falling edge:
ttrail.edge = τh21E + CC ·RC
where τh21E  mean time of carriers transferring along the base for scheme
with CE (it is mainly determined, by frequency properties of transistor);
CC  collector capacity of transistor.
Duration of rising edge depends on charging time of capacitor C, i.e. it
is determined by expression: tlead.edge ≈ 3 · C ·RC .
Taking into account that the capacity of timing capacitor is usually
large, then tlead.edge ? ttrail.edge. It is necessary to increase rate of voltages
growth on the transistors collectors for increase of rising edges (fronts)
steepness (reductions of fronts duration) of collector impulses. For this
purpose resistances RC value has to be decreased, that results in increase
of multivibrator consumed current and dissipated power. Therefore, oth-
er schematic decisions are developed which will be considered in chapter
10.3.
10.3. Frequency regulation, heatset and
improvement of multivibrator output
voltage form
As frequency of symmetric multivibrator is determined by a value f =
=
1
1.4 ·RB · C , it can be regulated, changing capacitor C discharge time
constant (τdischarge). As resistance of resistor RB is computed from the
transistor mode of saturation, therefore changing the value of resistance
RB is not permitted; frequency can be regulated by the capacity change
of capacitor C. If frequency needs to be changed discretely, then we need
to calculate the capacities of the capacitors Ci for every frequency fi and
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commutate them through a switch. The method of frequency smooth
regulation consists in connecting resistor not to the power supply −EC ,
but to the variable additional source of voltage Eshift, voltage of which
can be changed by a variable resistor (see Fig. 10.7).
Capacitor recharging voltage is determined not by −EC value in this
case, as in the considered scheme of multivibrator, but Eshift value.
The process of capacitor recharge of this multivibrator is described by
the same diﬀerential equation as before.
Fig. 10.7. Multivibrator schematic circuit with smooth regulation of
frequency
Initial condition in this scheme is similar: for t = 0, UC = −EC .
The transient process of capacitor recharging in a classic scheme (1) was
determined by voltage −EC , and in the scheme (2) is determined by
voltage −Eshift (see Fig. 10.8).
Fig. 10.8. Transient processes of capacitors recharging
It follows from transient processes that t′1 > t1 hence the oscillations
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period T ′1 > T1 and f ′1 < f1. Consequently, so much the voltage Ebias is
less, so much the period T of oscillations is larger and less frequency f
of multivibrator. Voltage Ubias is recommended to change from −EC to
−0.5 · EC , here frequency changes in 1,5 times.
Heatset of multivibrator frequency. Frequency of multivibrator does not
depend on voltage EC . Instability of scheme elements from a temperature
is the reason of instability of multivibrator frequency f . For germanium
transistors temperature instability is determined by function IC0(t◦C).
Silicon (silicic) transistors IC0 is 1-2 orders less, consequently frequency
instability is also1-2 orders less, instability of frequency of such multivi-
brators is determined mainly by temperature instability of basic elements
of scheme: capacitors C(t◦C) and resistors R(t◦C).
If it is possible to neglect by a current IC0, scheme of capacitor C dis-
charge for Si-transistors has a next view (see Fig. 10.9). Ignoring current
IC0 for germanium transistors is impossible, and the scheme of discharge
is shown in Fig. 10.10. Current through capacitor is IC = IP + IC0(t)
at that. It should be noted, IC0 essentially depends on a temperature
(exponential principle), then IC = ψ(t◦C)⇒ UC = ϕ(t◦C).
Fig. 10.9. Chain of capacitor discharge for silicon transistors
As UC(t◦), then the period and frequency of multivibrator oscillations
also depends on a temperature Toscil = ξ(t◦), foscil = Φ(t◦). Conse-
quently, inﬂuencing B-C junction of closed transistor is principal reason
of temperature instability of frequency of multivibrator on germanium
transistors.
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Fig. 10.10. Chain of capacitor discharge for germanium transistors
For liquidation of this lack it is expedient to disconnect base-collector
junction of the closed transistor from a resistor RB for a while of capaci-
tor C discharge, for this purpose disconnecting diodes are put in scheme
having IC0 values an order or two less then those of transistor. For that,
the special HF pulse diodes are applied, schematic circuit becomes as in
Fig. 10.11.
Fig. 10.11. Schematic circuit of astable multivibrator with heatset and
cut-oﬀ diodes
Diodes VD1 and VD2 serve for disconnection transistors VT1 and VT2
from the discharge chain, and resistors R1 and R2 provide zero potential
on the base of transistors (R1 = R2 ∼= (3 ÷ 5) · RinV T ). The model of
capacitor discharge scheme is presented in the Fig. 10.12.
As IC0V D = IC0V T , then at the use of high-frequency diodes such scheme
allows to get frequency ∆f
f
instability about tenth fractions of percents.
For Ge-transistors without cut-oﬀ diodes instability of frequency is about
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Fig. 10.12. Model of capacitor discharge of ustable multivibrator scheme
with cut-oﬀ diodes
10%, and for Si-transistors without cut-oﬀ diodes  about 1-3%.
Rising edge improvement of output impulses. For the improvement of
rising edge of output impulses, capacitors C1 and C2 charge is provided
by diodes VD1 and VD2 through additional resistors R1 and R2 (see
Fig. 10.13). Capacitor C charge goes on chain: +EC → R1 → C1 →
BEsatV T2 → −EC , at that current does not ﬂow through a resistor RC .
Fig. 10.13. Transistor multivibrator scheme with the improved form of
output voltage
The diode VD1 does not inﬂuence on the chain of capacitor discharge,
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as he is switched in conducting direction and provides the capacitor
discharge in a chain:
+UC1 → V D1→ V T1→ −EC → +EC → RB2 → −UC1.
The universal multivibrator scheme must have next elements:
 heatset elements;
 elements of improvement of rising edge and impulses;
 elements of smooth regulation of frequency.
Such multivibrators are produced in integrated form of series 119ÃÔ2,
and 218ÃÔ2, series 119 are semiconductors (monolithic) IC, and series
218 is hybrid. Multivibrators in integrated form have leads for additional
capacitors and resistors connection providing frequency regulation.
10.4. Transistor monostable (one-shot)
multivibrator. Principle of operation,
oscillograms, computations
Multivibrator in the waiting mode called gate multivibrator. Reasoning
from functional features, gate multivibrator often possesses other names:
one-shot multivibrator, single vibrator, keep-relays and so on. However
regardless of the name gate multivibrator is the device with the positive
feedback that has one stable and one temporal-stable state which forming
a single rectangular impulse.
Forming rectangular impulse is carried out by gate multivibrator after
entry of starting impulse switching gate multivibrator from the stable
state into temporally stable. A timer circuit determines the moment of
temporarily stable state end. Changing circuit time constant (smoothly
or abruptly), it is possible to regulate duration of output pulses within
wide limits. Therefore, gate multivibrators are widely used for forming
of set duration and amplitude rectangular pulses and for the pulses delay
on some time.
Gate multivibrator can be got from self-oscillating multivibrator, if to
lock it forcibly in one of the temporally stable state, transforming it
into stable. Circuit with connection in emitter chain (see Fig. 10.10)
is mostly distributed as gate multivibrator. The circuit contains a two-
stage transistor ampliﬁer, where capacitor C carries out one connection
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between stages and common resistor RE in the emitters' chain realizes
another.
In the output state of stable equilibrium transistor VT1 is locked, and
VT2 is opened and is in the mode of saturation, for what resistor RB is
chosen as RB ≤ h21E · RC2, that provides a base current suﬃcient for
saturation of transistor VT2. Due to the emitter current of transistor
VT2 voltage drop UE = IE2 · RE is created on a common resistor RE
with polarity, indicated in a Fig. 10.10, VT1 is locked and IC1 = 0.
Voltage drop UR2 takes place on the lower shoulder of voltage divider
R1 −R2.
Fig. 10.14. Gate multivibrator schematic diagram
Positive voltage UBE1 ≈ (0.3÷0.8) V , locking transistor VT1 is supplied
on its base relative to emitter during realization of condition |UE | >
|UR2|. At that, capacitor C is charged to voltage with polarity indicated
in ﬁgure (if voltage UBE2 is ignored). Charging of capacitor C takes
place on a chain: from the power supply +EC through resistor RE and
emitter-to-base junction of transistor VT2, through a resistor RC1 and
on the power supply −EC .
The time diagrams of gate multivibrator are shown in the Fig. 10.15.
Transistor begins to open and voltage on its collector gets some posi-
tive increase during supply of starting impulse of negative polarity with
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amplitude exceeding transistor VT1 locking voltage, |Uin| > |UBE1| on
the gate multivibrator input in time t1. As capacitor C voltage cannot
change instantly, so this increase of positive voltage is passed on the base
of transistor VT2 locking it. Current IE2 decreases at that and resistor
RE voltage drop takes place due to decreased current IE , that provokes
further transistor VT1 unlocking. This regenerative process of avalanche-
like growth ends with complete locking of transistor VT2, which collector
voltage (output of multivibrator) decreases almost till power supply−EC
and transistor VT1saturation voltage. The locked state of transistor VT2
is supported by capacitor C voltage, as its left plate is connected now
to the transistor VT2 emitter through the saturated transistor VT1 and
UBE2 ≈ UC > 0.
Such state of gate multivibrator is temporarily stable, as now capacitor
C begins to recharge in a chain: from the power supply +EC through
resistor RE and emitter-to-collector transistors VT1 junction, C through
a resistor RB2 on the power supply −EC , and voltage on it and conse-
quently on the base of transistor VT2 goes down. If this voltage in time
t2 reaches zero level, transistor VT2 opens and triggering regenerative
process appears in the scheme, similar to described previously, as result
of that gate multivibrator returns into initial stable state.
Duration of impulse formed on the collector of transistor VT2 from the
moment of starting impulse feed to temporarily stable state end, is de-
termined by the same relation, as for self-oscillating multivibrator:
tpulse = 0.7 ·RB · C.
Recovery time of gate multivibrator, determined by time of capacitor C
charging, is approximately equal to:
trecovery ≈ 3 · τcharge ≈ 3 · C · (RC1 +RE).
The starting pulse repetition time has to be not less than complete cycle
of its work for normal gate multivibrator operation:
T ≥ tpulse + trecovery.
The peak value of impulse on the output of gate multivibrator is deter-
mined by equation:
U =
EC ·RC2
RC2 +RE
.
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Fig. 10.15. Time diagrams of gate multivibrator voltages
Other varieties of gate multivibrators on bipolar transistors, diﬀering by
the method of transistor locking in the equilibrium stable state, princi-
pally and essentially are similar to considered ones by the operational
mechanism. As an input and output of gate multivibrator are practically
unconnected with the positive feedback chain, the starting and loading
connection circuits do not aﬀects on transient processes duration in cir-
cuit.
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10.5. General characteristic and construction
principles of generators
Ramp voltage is a voltage changing for some time under the law, close
to linear, and then quickly returns to the original level. A voltage that
changes from lower level to higher is called linearly rising, and a voltage
that changes from higher level to lower  linearly falling. Such voltages
are also called saw tooth voltages. Fig. 10.16 shows the ramp voltage
diagram, where:
tw  in stroke or working duration;
tback  back stroke duration;
tspace  spacing interval (pause);
T  oscillation period;
Um  voltage amplitude.
Fig. 10.16. Ramp voltage
Sawtooth voltage is also characterized by frequency:
f =
1
T
,
Where T = tw + tback + tspace.
There are two principles of ramp voltage (RV) creation:
 with use of RC-circuit (Fig. 10.17). The idea of the principle is the use
of linear initial part of UC(t) exponent when charging the capacitor C
from the voltage source E through the resistance R. The key S is used
for the fast discharge of the capacitor C.
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Fig. 10.17. RV forming by the RC-circuit
The in stroke of the RV is formed when the key is open, the backstroke
 when the switch is closed. The Um amplitude can reach the values of
0.3 ÷ 0.6 of E. Therefore, the main disadvantage of the circuit is a low
voltage E utilization factor:
 the charge of the capacitor C occurs through the current stabilizing
element (CSE) (see Fig. 10.18).
Since the voltage on the capacitor C is deﬁned by the expression:
UC =
1
C
t∫
0
i(t)dt,
so during the capacitor charge current stabilization i = const, we'll get:
UC =
i
C
· t.
Consequently, the voltage on the capacitor C changes under the linear
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Fig. 10.18. RV forming with the use of CSE
law, being time t function. The bipolar transistor, connected in the cir-
cuit by a common base, is often used as a CSE for current stabilization.
The main parameters of the ramp voltage generators (RVG) are:
 nonlinearity factor
ε =
|U ′(t)|t=0 − |U ′(t)|t=tw
|U ′(t)|t=0
,
where U ′(t) is a derivative of the output voltage (UC) at a corresponding
point of time, characterized by the slope ratio of the tangent to UC(t).
The diﬀerence between the slope ratios deﬁnes the error (see Fig. 10.19);
 the voltage utilization factor ξ is characterized by the saw-tooth voltage
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Fig. 10.19. Determination of the error
amplitude ratio to the input voltage
ξ =
Um
E
.
The more is ξ, the lower the accuracy of RVG for the RC-circuit, because
a big part of the exponent is used. So increasing ξ, we get a bigger
nonlinearity factor ε. For the circuit shown in Fig. 10.17
UC = E ·
(
1− e− tR·C
)
.
When t = tw we get
UC = Um = E ·
(
1− e− twR·C
)
.
Then, ξ = Um
E
= 1− e− twR·C .
When the values of the voltage utilization factor are ξ = (0.5÷ 0.7), the
error ξ attains the value of 10-20%. For the nonlinearity factor decrease,
the application a circuit with CSE is recommended.
RVG can operate in the next modes:
 astable (self-oscillating);
 waiting;
 synchronization.
There is also an external control mode, as a sort of waiting mode. In
this mode, the working stroke duration is deﬁned by the control pulse
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duration (time). In the waiting mode, a short control pulse deﬁnes the
beginning of the in stroke, and the duration of the in stroke is deﬁned
by the RVG timing parameters.
In the synchronization mode, the RVG frequency is multiple by that of
the external sync pulses. The astable circuit operates without external
control pulses.
10.6. Astable generators on transistors.
The schematic circuit of the astable ramp voltage generator on transistor
is shown in the Fig.10.20. The circuit consists of the forming RC-circuit,
cut-oﬀ diode VD2, transistor switch, assembled on the transistor VT1.
During the formation of the generator working stroke the diode is closed
and the circuit is cut oﬀ the RC-circuit. The capacitor voltage (UC)
changes under the exponential law.
UC =
1
C
t∫
0
i(t)dt.
At the initial part of the exponent, the voltage UC changes under the
linear law. For the assurance of nonlinearity factor ε = 10% the voltage
utilization factor is chosen of the order of
ξ =
Um
EC
≈ 0.5.
The capacitor voltage peak value is:
UCmax ∼= 0.5 · EC .
Direct current mode for the key is chosen, the collector voltage being
less than UCmax by value of the diode activation voltage (Ud.w). As the
capacitor is charged, when UC becomes more negative than UC , the diode
VD2 is activated, and the avalanche capacity discharge process begins
through the diode VD2 and the transistor switch. Resistor R at that, is
connected in parallel to the resistor RC due to the small resistance of the
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Fig. 10.20. Astable RVG on transistor
open diode VD2, causing the greater slope ratio value of the operating
line I ′ (see Fig. 10.21 a).
The loading line position before the diode VD2 activation (opening) -
I, and after activation it changes and takes up the position I ′. The
collector voltage absolute value increases from UC1 to UC2, that results
in the base current IB increase and the increase of the current through
the tunnel diode. The operating point on the tunnel diode characteristic,
which occupied the position 1 (before the VD2 activation) goes to the
position 2 due to the increased voltage UC2. This leads to the tunnel
diode voltage Ud1 jump and it rises in 4-6 times (to Ud2), that provides
the reliable transistor VT1 saturation (see Fig. 10.21 b).
Fig. 10.21. Direct current modes of transistor (a) and tunnel diode (b)
The capacitor C discharge mainly goes through the saturated transistor
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VT1 and current ﬂows in the chain from +UC through VT1 (E-C), VT2
to −UC . The UC voltage rapidly falls down to the voltage UCEsat, at the
same time VD2 is locked, and the circuit becomes cut oﬀ the RC-branch.
After this, the in stroke forming process begins again. The Fig. 10.22
illustrates the output voltage oscillogram for the considered circuit.
Fig. 10.22. The output voltage oscillogram for the astable RVG on
transistor
The computation of the RVG in and backstroke duration is made by the
formulas:
tw = R · C · ln EC − UC0
EC − UCmax ;
tb = (RCEsat +RwVD2) · C · ln EC − UC0
EC − UCmax ,
where RCEsat and RwVD2 are the transistor resistance in the saturation
mode and the diode resistance in the ON condition correspondingly.
The similar generator circuits operate in the wide range of frequencies,
because the frequency mainly is inﬂuenced only by the RC-circuit pa-
rameters. The ratio fmax
fmin
is in the order of thousands.
The RVG circuit that uses the principle of the capacitor charge through
the current stabilizing element. Such circuits provide the high quality of
linearity ε ∼= 0.01 when the voltage utilization factor is ξ ∼= 0.8. This
circuit uses the ﬁeld -eﬀect transistor (see Fig. 10.23), that operates in
the key mode. When using the capacitor charge through the current
stabilizing element, we'll obtain:
UC =
1
C
t∫
0
i(t)dt, when iC = I = const UC =
I
C
· t = k · t.
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Fig. 10.23. The RVG on the ﬁeld-eﬀect transistor and the current
stabilizing element
Transistor VT2 operates in the current source mode, providing the
charge of the capacitor C by the direct current IC . The transistor direct
current mode, when IB = const provides the constant value IC , when
the UCE changes in the wide range (see Fig. 10.24). The stabilization of
IB is provided at the expense of the voltage UBE stabilization by means
of parametric stabilizer, assembled on the stabilitron VD and the ballast
resistor R2.
Fig. 10.24. The direct current mode of the transistor VT2 operation
When the circuit is connected to the power supply with a voltage EC ,
the capacitor C is charged through the circuit: from +EC through RE ,
EC VT2, C to −EC . The capacitor C charge is carried out by the stable
current IC . When reaching the voltage level of the order of UC = 0.8 ·
EC , which is deﬁned by connection voltage of the ﬁeld-eﬀect transistor
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VT1, it is switched on (enters the saturation mode) and provides fast
capacitor C discharge through itself. When capacitor C discharging, its
voltages and current decrease, and at certain moment the voltage on the
control gate reaches the locking voltage of the transistor VT1. When the
transistor VT1 is locked, the forming of the next capacity C charge cycle
begins.
10.7. Triggered generators on transistors and
operational ampliﬁers
The circuit of triggered RVG that operates in the external control mode
is shown in the Fig. 10.25. The duration of the saw-tooth generator in
stroke is deﬁned by the control pulse duration.
The transistor VT1 is a transistor switch which is saturated in the
starting mode. This is provided by the appropriate current of the base
IB : IB =
EC − UBEsat
RB
≥ IBsat, IBsat − ICsat
β
≈ EC
RC · β ,
where β = h21E , hence RB ≤ RC · β.
Fig. 10.25. The triggered RVG in the external control mode
If the input signal Uin is absent, the transistor VT1 is saturated and
UCE = UCEsat, which is usually not higher than 1 V. Therefore, at input
pulse absence, the circuit output voltage is close to zero (Uout = UCEsat).
The circuit operation oscillograms are shown in the Fig. 10.26.
At the time point t1 the control pulse is received and it locks the transis-
tor VT1 (Uin = 0.3 − 0.5 V ). The extreme control pulse duration must
be so that UC doesn't exceed the level of EC . At this time the capacitor
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C is charged through the RC from the voltage EC , and forms the saw
tooth in stroke. The less the required value ε, the less UCmax is.
After t2 the transistor VT1 is in saturation again and provides the ca-
pacitor C discharging through the saturated transistor VT1. When the
collector voltage level reaches UCEsat (time point t3), the entering of the
next blocking pulse becomes possible. For the improvement of the linear-
ity the utilization factor must be ξ = 0.25− 0.4, from this follows, that
EC must be 3-4 times greater than Um, and this requires the application
of high-voltage transistors.
Fig. 10.26. The operation oscillograms of the triggered RVG in the external
control mode
The chain VD and Ethr is applied for the use of the low-voltage transis-
tors in the circuit (see Fig. 10.25). Supply value Ethr is chosen from the
requirement Ethr > Um with small reserve |Um| < |Ethr| < |EC |.
If |UC | exceeds |Ethr|, the diode opens and UC doesn't exceed Ethr.
This allows using of low-voltage transistors under the conditions of high-
voltage power supply, that allows to get considerably less value of the in
stroke nonlinearity coeﬃcient ε.
Generators on operational ampliﬁers. The application of the integrators
on DCOA provides receipt of the output voltage, proportional to the
integral of the input voltage (see Chapter 6.2). Therefore, supplying the
direct voltage Uin at the integrator input, we'll obtain the ramp voltage
at its output. The Fig. 10.27 shows the generator circuit of saw tooth
voltage with the capacitor C, connected to the NFB DCOA chain. The
time diagrams of the generator input and output voltages are shown in
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the Fig. 10.28.
The circuit is controlled by the positive polarity pulses, supplied at the
input of ampliﬁer inverting signal through the diode VD, what discon-
nects the circuit (the diodes key is switched oﬀ) from the common bus
for the input pulse duration. The input voltage U− integrating takes
place during the input pulse period, where U− > 0 (see Fig. 10.27).
Fig. 10.27. The saw-tooth voltage generator circuit
Before the control pulse enter (time interval 0− t1, Fig. 10.28) the diode
VD is open and input voltage inverting U− is positive and insigniﬁcantly
increases zero level U− ≈ (0.3÷ 0.4) V . The input voltage noninverting
U+ is deﬁned by the voltage divider R1, R2:
U+ =
E ·R2
R1 +R2
? 0.
The value of the division factor is set at the expense of chosen rela-
tionship between the resistances of the resistors R1 and R2 so that the
level of U+ provided the DCOA in the limitation mode, during which
Uout = E. The capacitor C of the integrator is charged up to the power
supply voltage .
The positive pulse, aﬀecting the generator input at the time point t1,
locks the diode VD, the voltage U− grows to the level providing the con-
version of the generator to the active mode, at the same time the output
voltage step-wise decreases at a small value. Then the capacitor C begins
to discharge and recharge through the ampliﬁer resistors R,Rout and the
power supply E. Current decreases during the discharge. The capacitor
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Fig. 10.28. The time diagrams of the DCOA RVG input and output voltages
C connection to the FB circuit, described in the previously considered
circuit, allows essential discharge rate stabilizing and increasing of the
output voltage linearity under the condition of DCOA high ampliﬁer
gains. If calculation relation between the time constant of the capacitor
discharge and the working stroke duration satisﬁes the equality:
τ = R · C ≈ 0.3 · tw,
then during the pulse duration the capacitor has time for complete
recharge to voltage −. After the control pulse end at the time point
t2 the diode VD is unlocked, the voltage U− stepwise decreases to zero
level (U− ≈ (0.3 ÷ 0.4) V ), the ampliﬁer is saturated, its output volt-
age reaches the value +, and the capacitor C quickly discharges through
the ampliﬁer open diode VD and Rout. The circuit returns to its initial
condition. The generator's circuit recovery time:
tr = 3 · C · (rd.w +Rout.amp).
The saw-tooth voltage nonlinearity coeﬃcient: ε = 1
kU
.
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RESUME
It is necessary to understand It should be memorized
1. Multivibrator is relaxation gen-
erator of almost rectangular puls-
es.
2. Conditions of multivibrator ex-
citation - amplitude and phase bal-
ance fulﬁlling.
3. Multivibrator oscillation period
is calculated by the help of electri-
cal chains of capacitors discharge.
4. The smooth multivibrator fre-
quency regulation is reached by
voltage divider, regulating capac-
itor recharge voltage.
5. Multivibrator thermo stabiliza-
tion is provided with cut-oﬀ diodes
and the transistor type.
6. Gate multivibrator is generator
of single pulses, formed by start
pulses (also waiting mode multivi-
brator).
7. Gate multivibrator has one
stable and one temoparily stable
state, forming single rectangular
pulse.
8. Gate multivibrator output pulse
time, as well as for multivibrator is
determined by capacitor discharge
time constant.
9. Ramp voltage is a voltage that
changes during some time under
the law, close to linear, and then
quickly returns to the original lev-
el.
1. Deﬁnition of concepts: self-
oscillating multivibrator, multivi-
brator at waiting mode (gate mul-
tivibrator), period and frequency
of multivibrator oscillations, gate
multivibrator pulse and recovery
duration, amplitude and phase bal-
ance.
2. Schematic circuits of multivibra-
tor and gate multivibrator.
3. Multivibrators' principle and
frequency regulation circuit.
4. Multivibrators' principle and
thermo stabilization circuit.
5. Multivibrators' principle and
circuit of improvement of rising
edge.
6. Gate multivibrator starting
pulses' parameters.
7. Formulas:
t1 = 0.7Rb1C2
t2 = 0.7Rb2C2
T = 1.4RbC  miltivibrator pulse
time, spacing interval and oscilla-
tion period
trising ≈ 3CRC  multivibrator
rising edge duration,
tpulse ≈ 0.7CRB ,
trecover ≈ 3C(RC + RE)  gate
multivibrator pulse and recovery
duration,
T ≥ tIM + tRecover  start pulses
repetition period.
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10. Ramp voltage can be created
according to two principles: with
use of RC-circuit: charge of capac-
itor C through current stabilizing
element.
11. Astable ramp voltage genera-
tors consist of forming RC-circuit,
cut-oﬀ diode, transistor key.
12. Triggered RVG, operating in
the external control mode, pro-
vides generator working stroke du-
ration equal to that of control
pulse.
13. RVG back stroke duration is
deﬁned by the time constant of
the capacitor C discharge in RC-
circuit through the saturated tran-
sistor (key).
8. Deﬁnition of the concepts: ramp
voltage, ramp voltage generators,
operation modes  astable and
waiting.
9. Schematic circuits of ramp volt-
age generators in such modes:
astable, waiting.
10. The main parameters of RVG:
nonlinearity factor, voltage utiliza-
tion factor, working stroke and
back stroke duration, oscillation
period.
Formulas:
ε =
|U ′(t)|t=0 − |U ′(t)|t=tw
|U ′(t)|t=0

RVG nonlinearity factor,
ξ =
Um
E
 RVG voltage utilization
factor, tw = RC · ln EC − UC0
EC − UCmax ,
tb = (RCEsat + RwVD2)C ·
ln
EC − UC0
EC − UCmax  RVG workingand back stroke durations,
You should be able to:
1. To determine concepts: multivibrator, gate multivibrator, period and
frequency of multivibrator oscillations, gate multivibrator pulse time,
gate multivibrator recovery time, multivibrator amplitude and phase
balance.
2. To write down formulas for multivibrator oscillations period and fre-
quency, multivibrator rising edge duration, gate multivibrator pulse du-
ration, gate multivibrator recovery time, duration of pulse starting gate
multivibrator.
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3. Solve the tasks on the multivibrator and gate multivibrator princi-
pal parameters determination, and multivibrator and gate multivibrator
circuits' calculation by direct current.
4. Deﬁne the concepts: ramp voltage, nonlinearity factor, voltage uti-
lization factor, ramp voltage generators in astable and waiting operation
modes; operation modes.
5. Write the formulas for nonlinearity factor, voltage utilization coeﬃ-
cient, working stroke and back stroke durations.
6. Solve the problems on determination of the main RVG generators
parameters, and their schematic circuits.
10.7. Task for current testing
10.7.1. Questions for monitoring
X Draw multivibrator capacitor C1 circuit of charge
(Fig. 10.2) and determine its time constant inﬂuence on mul-
tivibrator parameters.
X Draw multivibrator capacitor C1 circuit of discharge
(Fig. 10.2) and determine its time constant inﬂuence on mul-
tivibrator parameters.
X Give formula for multivibrator oscillations period and its
electrical model for computation.
X Introduce circuits of stepped and smooth multivibrator.
What is the essence of frequency regulation?
X What are the principal reasons of temperature instability
of silicon and germanium transistors multivibrator and the
ways of their liquidation?
X Give circuits of transistor multivibrator with thermo sta-
bilization by cut-oﬀ diodes.
X Explain the reasons of rising edge tailing of transistor mul-
tivibrator pulses and its improving circuit.
X Introduce calculation formula of gate multivibrator pulse
time and electrical model of its computation.
X Describe direct current calculation method of gate multi-
vibrator.
X Explain, what determine the minimal period of start puls-
es pass?
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X Give the requirements to gate multivibrator start pulses
(Ai, timin, timax).
X Name two variants of ramp voltage generators construc-
tion, present the output voltages oscillograms.
X Present the formulas for nonlinearity factor, utilization
coeﬃcient of supply voltage; give their estimation for two
variants of ramp voltage generators construction.
X Estimate the errors for two variants of ramp voltage gen-
erators construction.
X Present the circuit of astable ramp voltage generator on
transistor with tunnel diode, operation diagrams (Fig. 10.20),
operation principle.
X Present the circuit of astable ramp voltage generator on
bipolar and ﬁeld-eﬀect transistor (Fig. 10.23), explain the op-
eration principle.
X Present the circuit of waiting ramp voltage generator on
transistors in the external control mode (Fig. 10.25), explain
its operation principle.
X Present the circuit of waiting ramp voltage genera-
tor on operational ampliﬁer in the external control mode
(Fig. 10.27), explain the operation principle and time dia-
grams.
10.7.2. Problems for independent and individual solution
X Calculate transistor multivibrator circuit by direct current
(Fig. 10.2).
X Calculate transistor multivibrator circuit by alternating
current (Fig. 10.2). Provide the oscillation frequency 10 kHz
at Q-factor Q = 4. Draw the oscillograms.
X Calculate the multivibrator frequency by direct current
(Fig. 10.7) at: EInvM = EC ;EInvM =
EC
2
;EInvM =
3
2
EC .
X Determine methodology of temperature instability of sil-
icon and germanium transistors multivibrator. Evaluate fre-
quency instability of silicon and germanium transistors mul-
tivibrator with temperature stabilizing diodes and without
them.
X Calculate the multivibrator frequency by direct current.
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Provide pulse time 1 ms. Draw the oscillograms (Fig. 10.14).
X Calculate the multivibrator frequency by alternating cur-
rent. Provide pulse time 1 ms. Draw the oscillograms.
X Determine the start pulses parameters for gate multivibra-
tor circuit: peak, minimal and maximal duration, minimal
sequence period.(Fig. 10.14)
X Estimate the errors of ramp voltage generators with
RC-circuit if the output voltage of the circuit is:
0, 25E, 0, 5E, 0, 75E, 0, 9E.
X Design the astable ramp voltage generator on transistor
(Fig. 10.20) in the direct current mode.
X Design the astable ramp voltage generator on transistor
(Fig. 10.20) in the alternating current mode.
X Design the astable ramp voltage generator on bipolar and
ﬁeld-eﬀect transistors (Fig. 10.23).
X Design the triggered ramp voltage generator in the exter-
nal control mode in the mode of direct current (Fig. 10.25).
Find parameters of the input control signal.
X Design the triggered ramp voltage generator in the ex-
ternal control mode in the mode of alternating current
(Fig. 10.25). Find working stroke and back stroke durations
 tw, tb.
X Design the triggered ramp voltage generator on the opera-
tional direct current ampliﬁer. Find parameters of the input
control signal and working stroke and back stroke durations.
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CHAPTER 11. POTENTIAL LOGICAL
ELEMENTS
11.1. Potential logical elements.
Types, characteristics, parameters
Logical elements mainly consist of electronic switches. We may divide the
most widely spread electronic switches on the types of basic elements:
• Transistor-transistor logic (TTL)
• Emit coupled logic (ECL)
• Injective integral logic (I2L)
• Structures - metal - oxide  semiconductor of p-type (p MOS)
• Structures - metal - oxide  semiconductor of n-type (n MOS)
• Complementary MOS structures (CMOS)
• Dynamic MOS structures.
Such types of circuitry as resistive transistor logic (RTL) and diode tran-
sistor logic (DTL) are not practically used in microprocessor systems.
Logic schemes, which are produced by diﬀerent constructive technologi-
cal basis, diﬀer greatly by their characteristics even if they realize similar
functions. Each of introduced circuitry examples has its own advantages.
Therefore, ECL diﬀers by its high-speed operation, although some kinds
of TTL are near to it by this parameter. p MOS as well as n MOS
are widely used in microprocessors but CMOS has an advantage, if it is
important to diminish the power consumption.
Dynamic MOS structures are used to build diﬀerent memory facilities:
they have plain organization in which logic state is determined by charge
of capacity, inherent to logical element. I2L is used in integrated cir-
cuits. The integrated circuits (IC) are most widely spread, realizing TTL
and its variants. IC of this type have average operation speed (Fmax =
= 20÷ 50 MHz) and average consumed power.
Logical element is a facility, which realizes only one Boolean function.
Such elements are called single order element unlike the functional ele-
ments, realizing several Boolean functions. Several logical elements may
be used in functional element. Logical elements of digital facilities may
be divided into pulse, dynamic, potential, pulse  potential and phase.
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In pulse elements "1" shows voltage or current electric pulse presence,
and "0- the absence corresponding pulse.
In dynamic elements "1" shows the pack of pulses or potential, renewing
in needed time interval; "0" shows the absence of pulses (or vice versa).
In potential logical elements (PLE), in and out binary variables are coded
by diﬀerent value of electric potential.
In pulse-potential elements, potential levels as well as electric pulses
may be supplied at elements inputs, with output signal possessing usu-
ally pulse character. The division into impulse and potential signal is
relative. Type of signal is determined by clock (timing) cycle, depending
on frequency of digital device clock generator. Pulse signal is a signal
with duration being less than clock cycle. Potential signal  is a signal
of duration, not less than clock cycle.
Signals in a form of sine voltage with "1" and "0" meanings of binary
variables being coded by sine voltage's phase relatively reference voltage,
are applied in phase elements. Phase principle of binary variables coding
is used as a rule, in facilities of analog-digital type.
Graphic notation and functional area of potential logical elements (PLE)
are shown in Fig. 11.1.
There are elements with positive and negative logic. In a positive logic,
more value of voltage or current corresponds to logical meaning "1"; and
less  to logical "0". In negative logic, it is vice versa; large meanings of
electric signal are related to logical "0" meaning; small to logical "1".
This determination is true for any polarity of used voltage or any cur-
rent direction. It's necessary to notice that if any logical facility realizes
"AND" operation as for positive logic, it will be "OR" operation for
negative logic, and vice versa.
Potential way of picturing the logical "0" and logical "1" concerning
positive logic is given in Fig. 11.2 and potential way of picturing logical
"0" and logical "1" concerning negative logic is given in Fig. 11.3.
Amplitude transfer characteristic Uout = f(Uin) determine the form-
ing features of logical elements (LE), its amplitude, and levels of stan-
dard signal. Characteristic depend on logical element type and may
be changed in certain limits, depending on circuit parameters' spread,
changes of supply voltage, loading and environmental temperature.
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Fig. 11.1. Graphic notation of logical elements:
a  inverter y = x; b  repeater y = x;
c  "OR" scheme y = x1 + x2 = (x1 ∨ x2);
d  "OR-NOT" scheme y = x1 + x2 = (x1 ∨ x2);
e  "AND" scheme y = x1 · x2 = (x1 ∧ x2);
f  "AND-NOT" scheme y = x1 · x2 = (x1 ∧ x2);
g  summer mod 2; h  "AND-OR-NOT" scheme y = x1x2 ∨ x3x4
Let's have a look at a typical amplitude transfer characteristic (ATC)
of LE inverter (Fig. 11.4). In a static state, out signal of LE may be on
upper (Uup) or lower (U low) voltage level.
Asymptotic upper (B-point) and asymptotic lower (A-point) levels of
logical signals are found as points of crossing ATC (curve 1) with its
mirror image (curve 2) relative to a line of unity gain Uout = Uin. Dif-
ference Uupout − U lowout is a logic diﬀerence of LE output levels Ulogic. In
practice, a minimum logical diﬀerence is determined for each type of LE
because of interferences inﬂuence and amplitude transfer characteristic
spread:
Ulogicmin = U
up
out.thr − U lowout.thr
where Uupout.thr and U lowout.thr  relatively upper and lower levels of output
threshold voltage levels. The output threshold voltages are determined
with the help of points b and a on characteristics in which diﬀerential
voltage gain kU = −1.
Zones of static LE interference immunity as for the lower (U lowinterf )′ and
upper (Uupinterf )′ voltage levels in combinational logic chains are comput-
ed as follows:
(U lowinterf )
′ = Uquant − U lowout.thr;
206
Fig. 11.2. Positive logic
representation
E′  logical "0" level;
E′′  logical "1" level;
|E′′| > |E′|
Fig. 11.3. Negative logic
representation
E′  logical "0" level;
E′′  logical "1" level;
|E′′| < |E′|
(Uupinterf )
′ = Uupout.thr − Uquant,
where (U lowinterf )′, (Uupinterf )′ are maximum allowable levels of static in-
terference at LE input in combinational logical chains; U lowout.thr  is a
threshold of lower level output voltage; (U lowinterf )′  threshold of output
voltage upper level; Uquant  threshold of quantization.
Fig. 11.4. Amplitude transfer characteristic of LE inverter
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However, in technical documents to all IC, because of circuits with posi-
tive feedback, zones of static interference immunity at input are limited
by input threshold voltages:
U lowin.thr  by lower level and Uupin.thr  by upper. These threshold volt-
ages are called relatively switching zone threshold voltage (threshold of
switching zone) of lower level and switching zone threshold voltage of
upper level. LE operation in static regime in switching zone between
thresholds voltages is prohibited.
Therefore, static interference immunity of LE by lower level of input
signal is determined using formula:
U lowinterf = U
low
in.thr − U lowout.thr.
And by upper level of input signal 
Uupinterf = U
up
in.thr − Uupout.thr.
Static interference immunity is considered as a stable work of a compo-
nent under long inﬂuence of interference potential.
Maximum LE interference immunity by lower and upper levels is reached
at ideal amplitude transfer characteristic, for which:
U lowin.thr = U
up
in.thr − Uquant.
Realization of characteristics close to ideal is related to known diﬃcul-
ties in a result of technological spread of integrated circuits parameters
during fabrication, change of threshold voltages depending on changes
of supply voltage and environment temperature in the process of use.
That is why zones of static interference immunity of each LE type are
set based on static analyses of amplitude transfer characteristics. Volt-
ages of static interference are speciﬁed in certiﬁcate on logical element
and guarantee for the worst work of certain element. Ratios of absolute
meanings of static interference immunity to minimum logical diﬀerence
are frequently used instead of absolute meanings when comparing am-
plitude transfer characteristics of LE diﬀerent types:
klowthr =
U lowthr
Ulogicmin
, kupthr =
Uupthr
Ulogicmin
.
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The closer amplitude transfer characteristic is to ideal, the closer a mean-
ing of these coeﬃcients to 0.5.
Static parameters determine the conditions of forming and meanings
of voltage upper and lower levels on LE output, its output capacity,
consumed power under given parameters of supply voltage, loading and
environmental temperature. Static parameters of LE are:
 output and input voltages of logical "0" and "1"
(U0out, U1out, U0in, U1in)
 input and output threshold voltages of logical "0" and "1"
(U0in.thr, U1in.thr, U0out.thr, U1out.thr)
 input and output currents of logical "0" and "1" (I0in, I1in, I0out, I1out)
 consumption currents in a state of logical "0" and "1"
(I0cons, I1cons,)
 consumed power (Pcons).
Threshold voltage of logical element Uthr is an input voltage, small de-
viations of which in one or another direction lead to transfer of logical
element on its output from "1" state to "0"or vice versa.
Threshold output voltage of logical "0" is maximum or minimum (de-
pending on the type of logic) output voltage of logical "0" which is de-
termined by the point of amplitude transfer characteristic in the region
of logical "0", in which diﬀerential voltage gain kU = 1 for LE without
inversion and kU = −1 for LE with inversion (Fig. 11.4 point a)
Threshold output voltage of logical "1" is minimum or maximum (de-
pending on the type of logic) output voltage of logical "1" which is de-
termined by the point of amplitude transfer characteristic in the region
of logical "1", in which diﬀerential voltage gain kU = 1 for LE without
inversion and kU = −1 for LE with inversion. The threshold of logical
"0" switching zone is logical "0" threshold voltage, which is determined
by the threshold point of amplitude transfer characteristic in the region
of logical "0", in which kU = 1 for LE without and kU = −1 for LE with
inversion (Fig. 16.4 point b).
Threshold of switching zone of logical "1" is a threshold voltage of logical
"1" which is determined by the point of amplitude transfer characteristic
in the region of logical "1", in which kU = 1 for LE without inversion
and kU = −1 for LE with inversion.
Input current of LE is set for adverse operation within admissible tem-
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peratures of environment and supply voltage for logical "0" level (I0in)
and for logical "1" level (I1in) as well. Output currents I0out, I1out charac-
terize output capacity of LE (with "+" for input and "−" for output).
Interference immunity is determined concerning these voltages. There-
fore, the increasing of branching factor leads to interference immunity
diminishing.
Input current of logical "1" I1in is determined as input current for logical
"1" voltage on LE input, and input current of logical "0" I0in  as input
current for logical "0" voltage on LE input.
The output current of logical "1" I1out is determined as an output current
for logical "1" voltage on LE output, and output current of logical "0"
I0out  as output current for logical "0" voltage LE output.
The current consumed from LE power supply (or supplies) Icons depends
on LE type. For LE ECL it is almost constant (if not to take into ac-
count the loading) and does not depend on its logical state, for LE TTL
current has diﬀerent meanings for "0" and "1". Besides, LE TTL has
current surges during transient processes when switching LE that leads
to essential consumed current increase on high frequencies. Amplitude
and surge duration depend on character and value of loading, schemes
of LE TTL output stage circuitry, link length, etc.
Input resistance of logical element Rin is a ratio between input voltage
and input current's increase (deﬁned for two values of input signal: R0in
and R1in).
Output resistance of logical element Rout is a ratio between output volt-
age and output current's increase (deﬁned for two values of output signal:
R0out and R1out).
Dynamic parameters. LE operation speed on switching is determined
by the electric scheme, technology of fabrication and character of load-
ing. For identiﬁcation of dynamic parameters measurements in technical
documents on IC equivalent load parameters are introduced, demands
to input signal amplitude and leading edge duration are set.
Time diagram, which explains the output pulse characteristic change
depending on input pulse parameters and element features, is ﬁgured in
Fig. 11.5.
A voltages reference level for dynamic parameters determination are set
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Fig. 11.5. Main dynamic parameters
concerning output threshold voltages of logical "0" and "1".
Main dynamic parameters of LE are: delay of signal propagation
tdelay.propag during switching and duration of positive (rising) or neg-
ative (falling) edges of output signals.
Delay of the signal propagation during output voltage transition from
"1" to "0" t1,0delay.propag (for positive logic it's corresponds to negative
edge, for negative  to positive edge of output signal) is determined as
time interval between input and output signals of LE, measured at level
0.5 of logical jump of input and output signals.
Delay of the signal propagation during output voltage transition from
"0" to "1" t0,1delay.propag (for positive logic it's corresponds to positive
edge, for negative  to negative edge of output signal) ) is determined as
time interval between input and output signals of LE, measured at level
0.5 of logical jump of input and output signals.
The average delay of LE signal propagation is used when calculating
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delay of LE, switched in series:
τdelay.propag.aver =
t0,1delay.propag − t1,0delay.propag
2
Transition duration t1,0 from state "1" to "0" is time interval during
which the output voltage of logical element jumps from "1" level to "0"
level, measured at meanings 0.9 and 0.1 of logical diﬀerence.
Transition duration t0,1 on output of LE from "0" state to "1" state
is time interval during which the logical element output voltage jumps
from "0" level to "1" level, measured at meanings 0.1 and 0.9 of logical
diﬀerence.
Delay time t1,0delay of LE switching is time interval between input and
output signals during LE output voltage jumping from voltage "1" to
"0", measured at a level of 0.1 of input signal logical diﬀerence and level
0.9 of output signal.
Delay time t0,1delay of LE switching is time interval between input and
output signals during LE output voltage jumping from voltage "0" to
"1", measured at a level of 0.9 of input signal logical diﬀerence and level
0.1 of output signal.
Cut-oﬀ operating frequency of the element sets bandwidth of operating
frequencies of signals, transferred by the element without distortion so
that transient processes may end in a scheme for the time of one cycle.
Switching frequency is a maximum frequency at which under the worst
conditions the operation of counting trigger, consisting of certain series
LE is guaranteed.
Loading capacity of LE is expressed by integration factor at the input,
and branching factor at the output.
Input integration factor kintegr of LE is a number of LE inputs under
which logical function is realized, including inputs of logical expander.
Output branching factor kbranch of LE is a number of unit loads, which
can be connected simultaneously to the LE output. Unit load is one
input of basic logical element of certain family (line). Each LE represents
nonlinear load from the side of input, which character and values are
determined by the combination and value of signals on the other inputs
of the same element and by the LE circuit parameters' spread. One
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should keep in mind that for some elements of certain line one input is
equivalent to several unit loads.
11.2. Diode and diode-transistor logic
"AND" logic. Schematic circuit of the simplest logical "AND"element
and truth table is shown in Fig. 11.6. If at least one scheme input has a
low level of positive voltage, taken as a conditional "0", diode connected
via cathode with this input will be open and its anode voltage and on
output of the facility as well will be equal to zero. If all inputs of the
circuit have high voltage level, output signal will be equal to "1".
"OR"logic. The simplest logical facility with truth table, which fulﬁlls
disjunction operation, expressed in the form of electrical voltages, is
shown in Fig. 11.7.
Fig. 11.6. DL of "AND" type with truth table
By unit level, we mean high positive potential. If one level is present at
least on one input, voltage is transferred to output via open diode VD1
(VD2), creating unit voltage level.
Disadvantages of diode logic are: circuits are critical to internal resistance
of EMF sources, have instable levels of logical "0" and "1". The delay
time tdelay ∼= 10 ns. DTL was invented to get rid of these disadvantages.
The schematic circuit of such facility is shown in Fig. 11.8. In such facil-
ity, diodes VD1, VD2, V Dn (together with transistor R1) fulﬁll logical
213
Fig. 11.7. DL of "OR" type with truth table
Fig. 11.8. Principal scheme of DTL element
"AND" operation, transistor VT1 works within inverter scheme and ful-
ﬁlls "NOT" operation, V Dvar and V Dvar n diodes serve for increasing
the threshold of switch opening, assembled on VT1 transistor.
Advantages of the scheme:
• Scheme is characterized by high stability of logical "0" and "1";
• Scheme is not critical to internal resistance of the supply;
• Output resistance of the "AND-NOT" element under logical "0" is
determined by resistance of saturated transistor VT rCsat, meaning
small; and under logical "1" on output is equal to resistance RC .
Considered elements "AND-NOT" may be executed also in integrated
form. Their advantage is a small value of input voltage:
Usuooly = 5 V ; Pcons = 20÷ 50 mW ; tdelay = 10 ns; Uthr1.5 V.
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Where Pcons is power consumption; Uthr is threshold voltage.
Fig. 11.9. Electric schematic circuit of TTL LE "AND-NOT" (Sheﬀter
stroke)
11.3. Transistor-transistor logic
This type of circuitry has probably, the biggest quantity of variants be-
cause the terms of its usage gave an opportunity to ﬁnd out many pe-
culiar limitations and ways of their decision. Most ICs which belong to
family of transistor-transistor logic (TTL) are made on the basis of com-
bination of two basic schemes: "AND-NOT" element (Sheﬀer stroke)
and expander for "OR".
"AND-NOT" element (Fig. 11.9) may be shown with the help of three
stages, connected in series:
• input VT1 multi emitter transistor with R1 resistor and
V D0 − V Dn−1 diodes which realize logical operation"1";
• phase divider on VT2 transistor, R2 resistor and R3, R4 and VT3
chain of nonlinear correction;
• push-pull ampliﬁer on VT4 and VT5 transistors, R5 resistor and
diode V Dn.
The expander for "OR" (Fig. 11.10) is practically repeating ﬁrst two
stages of "AND-NOT" element and contains VT1 multi emitter transis-
tor with resistor R1 and transistor VT2 of phase divider.
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Integrating the "AND-NO" elements and the expander for "OR" be-
cause of combining points a and b, gives us an opportunity to get LE,
which realizes succession of operations "AND-OR-NOT".
Fig. 11.10. Electric schematic circuit of "OR"expander of TTL line.
Consider an operation of "AND-NOT" element (Fig. 11.9). Accept that
at least one input of the element x0, . . . , xn−1 is directly connected to
the common bus, i.e. the logical "0" voltage is supplied on it. In this
case, multi emitter VT1 transistor appears to be saturated with current
ﬂowing out of the power supply via resistor R1. Voltage on its collector
diﬀers a little from zero therefore, phase divider transistor VT2 is closed.
As transistor VT2 emitter current is practically equal to zero, VT5 tran-
sistor will also be closed. Current ﬂowing through resistor R2 enters the
transistor VT4 base and saturates it. Therefore, voltage being at output
of LE is close to supply voltage and is determined under expression:
U1out = Usuply − Iout ·R5 − UCEV T4 − UV Dn
where Usuply  supply voltage; Iout  output current; UCEV T4  collector-
emitter voltage of VT4 transistor; UV Dn  voltage drop on V Dn diode.
Therefore, if there is a voltage of low level on each input of the scheme,
voltage on the outputs will have high level. Suppose that voltage of a
high level were applied across all LE inputs. In this case, all junctions of
multi emitter VT1 would be closed. At that, its collector junction would
be biased in forward direction and current would ﬂow through the chain
(resistor R1, transistor VT1 collector junction and emitter junction of
connected in series transistors VT2 with VT5). This current saturates
transistors VT2 and VT5 and a low voltage will be set up on LE output,
which numerically will be equal to the saturation voltage of transistor
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VT5:
U0out = 0UCEV T5 = Iout · routV T5,
where UCEV T5  voltage on collector - emitter of transistor VT5; routV T5
 output resistance of transistor VT5.
As transistor VT2 is saturated, voltage being present on its collector is
not enough for forward bias of two p − n junctions switched in series
(VT4 emitter junction and V Dn diode). VT5 transistor will be closed.
And so, if there will be a high voltage at all inputs of the scheme, a low
level voltage will be at DLE output.
For positive logic presented operation algorithm corresponds to "AND-
NOT"operation deﬁnition:
y = x0x1 . . . xn−1.
Execution of output stage of the element according to push-pull circuit
gives an opportunity to solve two tasks at once.
Table 11.3. BLE parameters of TTL line
IC family tdelay.comp, Pcons, U1out, U0out, I1out, I1out,
ns mW V V mA mA
K155 10 10 2.4 0.4 -0.4 16
K531 3 20 2.7 0.5 -1.0 20
K555 10 2.0 2.7 0.5 -0.4 8.1
1. To increase the operation speed of the element. BLE loading usually
has capacitive character and push-pull output stage application gives an
opportunity to increase current of loading capacity charge.
2. To reduce consumption. In stable regime of logical "0" only loading
current ﬂows through the output stage.
Additional V D0−V Dn−1 diodes are switched in the input chain of multi
emitter VT1 transistor. They protect element of appearance on its input
of inadmissible voltages of opposite polarity.
All TTL IC, which are produced now by domestic industry, can be di-
vided into several groups: standard: fast acting with Shottki diodes; low
powered with Shottki diodes.
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Elements of all these families are produced practically under one scheme.
Existing small diﬀerences were described above. Main diﬀerence of these
families is in their operation speed and power consumption. Typical pa-
rameters of BLE of diﬀerent TTL families are shown in the Table 11.3.
Supply voltage of all BLE TTL families is equal to +5 V ± 5% or +5 V
± 10% depending on execution type.
11.4. Logical elements on MDS transistors
The following features of MDS circuitry contributed to its wide spread:
• easier fabrication technique (shorter technological cycle) which stip-
ulates for the increasing of percentage of operative products outcome;
• smaller dimensions of the facility and plainer circuitry decisions
which under equal bipolar IC square of chip allows to place on it
circuit, more complicated by functional area or to get a smaller chip
square under equal functional complexity, which also increases the
operative products outcome (smaller inﬂuence of output semicon-
ductor defects).
Besides, during MDS IC design such particularities of this class facility
are taken into account:
1. MDS transistor has worse switching abilities comparing with bipo-
lar junction transistor. This turns out in more output resistance,
so, in more residual voltage in switched on state;
2. residual voltage across switched on MDS transistor depends much
on control voltage. As for logical schemes, it means greater depen-
dence of logical "0" voltage on logical "1" voltage. To weaken this
dependence one may reduce drain absolute current in switched on
state, but this needs high load usage in MDS transistor switch;
3. need in using intrinsic load with high resistance at ﬁxed capacity
(similar element input capacity) increases the time constant, which
determines rise edge duration and LE output voltage drop. This
leads to its operation speed reduce;
4. over considered before particularities (instability of output logical
levels) LE on MDS transistors should operate under large values
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of logical diﬀerence for providing suﬃcient resistance. This also
contributes to the element' speed operation reduction.
It should be noted that need in using load with high resistance has also
positive feature which turns out in diminishing the power dissipated in
switch on MDS transistor.
Circuitry decisions used during MDS IC design are directed to getting
rid of shown above disadvantages of elementary switch. That is why the
switch scheme with loading resistor is not used during IC design. Switch
circuit with loading MDS transistor is widely spread and it provides in-
crease of recharge current of load capacity, so, more switch speed opera-
tion. This gives an additional opportunity to simplify the IC fabrication
technology, because all passive elements are excluded of the scheme and
it is built on one-type elements only  MDS transistors.
Depending on a type of used transistor, there are ICs of n-MOS and p-
MOS type. Let us have a look at design of BLE with n-MOS transistor.
Figure 11.11, a, b depicts schematic circuits of BLE with two inputs
realizing 2AND-NOT and 2OR-NOT operations.
Both schemes contain three transistors with VT1 fulﬁlling a function
of active loading, when VT2 and VT3 are in essence transistor switches
realizing logical operations. Transistors VT2 and VT3 in Fig. 11.11 a are
switched on in series. Therefore, for low voltage to appear on the circuit
output, high voltage suﬃcient for active loading current ﬂow should be
supplied at gates of both transistors. The transistors VT2 and VT3 are
switched in parallel in Fig. 11.11 b. Then low-level voltage is forming on
the output after supplying high voltage at its each gate.
Increasing of number of the element initial variables requires increasing
the number of transistors switched in parallel or in series.
So, using given principle with minimum circuitry losses one may easily
built logical element with needed number of inputs.
Increasing of speed operation of MDS IC needs increasing recharge cur-
rents of load capacity. However, this is limited by power consumption
growth and increasing of instability of output logical levels. One may
overcome this contradiction by either technology, creating transistors
with less input capacity or schematically, using the switch scheme on
transistors with channels of diﬀerent type  complementary transistors.
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These switches from one side give an opportunity to increase the recharge
currents of load capacity, from the other side reduce maximum the power
dissipated in the element. Remind that switch on complementary tran-
sistors uses a little power from the power supply in a case of a true choice
of its elements' parameters in static operation mode.
Fig. 11.11. Electric schematic circuit of BLE on MDS transistors:
a  2AND-NOT; b  2 OR-NOT
Fig. 11.12. Electric schematic circuit of CMOS IC transistor switch
Power consumed by the element in static mode is equal to the power,
which it gives back to loading. In connection with the fact that element
loading is input chains of similar elements of purely capacitive nature,
then power of supply is spent in dynamic regime only on this capacity
recharging.
Electric schematic circuit of transistor switch used in CMOS IC is shown
in Fig. 11.12. It may be divided into three parts: input diode-resistor volt-
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age limiter; properly switch on CMOS-transistors; output diode circuit.
Input resistance of the transistors used in switch scheme reaches values
up to 10 TΩ. At the width of insulation between gate and semiconductor
being 50 . . . 70 µm its own breaking voltage comes to 150 . . . 200 V . This
requires inserting to LE a special circuit protecting from static electric-
ity, which may get into its input in the process of saving or mounting.
Input diode-resistor limiter on VD1, VD2, VD3 and R1 elements ful-
ﬁlls the role of this circuit. This scheme limits the voltage of supply on
transistor switch input in a range of −0.7 V to +0.7 V .
Fig. 11.13. Electric schematic circuit of BLE CMOS type:
a  2AND-NOT; b  2 OR-NOT
Table 11.4. Main parameters of BLE CMOS
U1outmin, U
0
outmin, tdelay.comp, Fmax, Idrain, Usuply, kspreadCin,
V V ns mHz µA A pF
8 0.3 30(Cload=15pF ) 1 0.1 3÷15(9) 50 5
100(Cload=100pF )
Elements of output diode circuit VD4, VD5, VD6 created by correspond-
ing regions of the transistor switch itself, are not obligatory. Presence of
these diodes brings additional limitations on using LE. Therefore, one
should always use inequality:
|Uin − Uout| < Usuply,
otherwise diodes of input limiter and output circuit may open, causing
bridging the element power supply circuit. The latter may be the reason
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of its breaking. Then, a supply voltage on CMOS-scheme should be al-
ways applied before switching on and be taken oﬀ after switching oﬀ the
input informational signal.
By circuitry BLE of CMOS-type repeat the circuits of n-MOS and p-
MOS type elements. The diﬀerence is using transistor pairs at that; i.e.
whereas transistors with channel of n-type are switched in series for
a given logical function realization, their paired p-type transistors are
switched in parallel and vice versa. Fig. 11.13 depicts electric schematic
circuits realizing 2AND-NOt and 2OR-NOT logical operations. The ele-
ments of switch input and output circuits are not shown in schemes for
simplifying.
The absence of additional loading transistor belongs to particularities
of the BLE schemes as well. One of the switch transistors fulﬁlls its
function.
Circuits analysis allows make an important practical conclusion that sim-
ilarly to the TTL BLE, some CMOS BLE outputs switching in parallel
is prohibited.
The most important parameters of CMOS BLE are shown in Fig. 11.4.
It should also be noticed, that CMOS elements have high resistance 
up to 40% of supply voltage.
11.5. Logical elements of integral injector logic
The schematic decisions, which use only one-type elements, transistors
for example, are to be applied during the ICs design for increasing the
manufacturability. This way as was said before, implemented in MDS
IC, which alongside with other advantages, causes their spreading. How-
ever, as it was also mentioned, a switch on bipolar transistor has better
switching and frequent features. This is the prerequisite for constant re-
search of new circuitry decisions for bipolar ICs implementation. Then al-
most simultaneously, elements of integral injector logic (I2L) of "Philips"
and "IBM" were designed. Corresponding electric circuits are shown in
Fig. 11.14.
Main particular I2L features are:
• absence of resistors, which much simpliﬁes the IC fabrication tech-
nology;
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Fig. 11.14. Electric schematic circuits of I2L BLE
• usage of current supplying principle under which not voltage but
a current is set in IC, directly injected to the area of semiconductor,
which creates the structure of one of the transistors;
• space connection in semiconductor chip of the areas functionally
belonging to diﬀerent transistors. Structure is positioned at that,
both horizontally and vertically. This gives an opportunity to refuse
from usage of special decisions on exclusion of areas belonging to
diﬀerent elements, (as we do with TTL and ESL elements);
• low value of logical diﬀerence which gives an opportunity to increase
maximally the speed operation of the element.
In the given scheme (Fig. 11.14) multi-collector transistor VT2 fulﬁlls
the function of the input signal inversion, and transistor VT1 serves as
generator (injector) of the VT2 transistor basic current. A constancy of
injector current in element all operation modes belongs to particular fea-
ture of the element as well. Injector current sets resistor R implemented
as common for elements group.
The particular feature of I2L is the ability to vary injector current in
wide limits, and its speed operation also. Substantively injector current
may vary from 1 nA to 1 mA meaning in 106 times. As the element
switching energy is a constant quantity for a given circuitry, the element
operation speed may also vary within the same limits.
Principle of operation of I2L circuit is as follows. Let accept output sig-
nal, corresponding to logical "1" signal on the element input (base of
transistor VT2) being absent. In this case, injector current, ﬂowing into
the transistor VT2 base, saturates it. Low-level voltage equal to transis-
tor VT2 saturation voltage i.e. 0.1. . . 0.2 V, is present on its collectors
and then on outputs of the element.
If VT2 transistor base is connected through the saturated transistor or
directly to common bus, VT2 transistor is switched oﬀ because injector
current is closed on the common bus, missing its emitter junction. In this
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case, external circuits determine the voltage on its collectors. Therefore,
for I2L BLE following relations should be true: U0 = 0.1÷ 0.2 V, U1 =
0.6÷0.7 V. It turns out from the relations that logical diﬀerence for I2L
BLE is 0.4. . . 0.6 V.
In the case of using given circuit, one may realize the main logical op-
erations AND-NOT and OR-NOT. Logical circuit built on three I2L
inverters is shown in Fig. 11.15.
Particular feature of I2L elements is an ability to switch their several
outputs in parallel. As follows from the given circuit, the logical operation
OR-NOT is realized in the common point relative to initial variables in
a case of parallel switching several outputs. As for the elements' external
signals, logical operation AND is realized. Then, if galvanic separation
between input and output signals is not required, logical operation AND
is implemented without any additional circuitry losses by plain combina-
tion of corresponding BLE outputs. After inverting the result of executed
operation OR-NOT by additional element, logical operation OR is ful-
ﬁlled relative to initial variables, and operation AND-NOT  relative to
the ﬁrst elements output signals.
Fig. 11.15. "2AND-NOT" and "2OR" logical operations realization on I2L
BLE
I2L BLE gives an opportunity to unify maximally the structure of IC,
reducing its chip square, to reduce its consumption, or to increase its
operation speed. Usually the delay time of I2L BLE spreading under
injector current of 0.1 µA is 10 ns. At the same time, the energy of
switching for this element is by several orders less than for TTL element.
Taking into account a low interference immunity conditioned by small
logical diﬀerence, I2L BLE is used only consisting of LSI and VLSI;
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they are not produced as separate IC of small scale of integration. At
that, input and output circuits of IC produced under I2L technology are
designed as compatible with TTL signals by logical levels.
11.6. Multivibrators on potential logical elements
Transient processes deﬁning frequency and oscillation period in multivi-
brators on transistors, operational ampliﬁers, logic elements are similar.
They are built structurally according to schemes: 2 transistors by CE
or 2LE scheme with objection of AND-NOT, OR-NOT types switched
in series. Multivibrator has two temporarily stable states: one LE (inte-
grated circuit) is closed; other is open and on the contrary. RC chains
parameters, which deﬁne time, determine the multivibrator frequency.
Multivibrators may work in such regimes:
• Auto generative
• Waiting regime
• Synchronizing regime (the operation of multivibrator is synchro-
nized by external generator, which set).
Multivibrators on potential logical elements may use elements AND-
NOT, OR-NOT during their design. Unused inputs are united for multi-
input elements, but input capacity is increasing and input resistance
is reducing at that, or they are connected to AND-NOT element on
+Esuply for OR-NOT element on −Esuply (common bus).
Schematic circuit of multivibrator on AND-NOT elements are shown in
Fig. 11.16. Pulse and spacing interval's formation time is determined by
capacitor charging time constant τcharge1 = C1 ·R1(τcharge2 = C2 ·R2).
Discharge is occurring through diodes, which accelerate τcharge1 = C1 ·
rV D1(τcharge2 = C2 · rV D2).
Consider capacitor C1 charging: C1 is charged, when element DD2 is in
logical state "1", DD1 is in "0" logical state at that. Between DD2 output
clamp and its common bus, the element may be represented by electric
model of EMF source (Fig 11.17), where R′′out is an output resistance
of the element in "1" logical state, E′′ is EMF of the source (for K155
family E′′ ∼= 3.5 V,R′′out ∼= 500÷ 600Ω).
The charging circuit of capacitor C1: from +E′′suply sources of EMF via
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Fig. 11.16. Schematic circuit of multivibrator on PLE "AND-NOT"
output resistance of element DD2 R′′out, capacitor C1 and resistor R1 to
EMF supply E′′. At the moment of DD2 element switching into logical
"1" state, its output voltage UoutDD2 = 3.5 V (for family K155) will
be applied to DD1 input, because UoutDD1 at the moment of commuta-
tion, at that element DD2 output voltage is lowered to 0 V. The ﬁrst
temporarily stable state has a place in multivibrator (DD2 in logical "1"
state, DD1 in logical "0" state). As capacitor C1 is charging, the volt-
age at DD1 input decreasing and reaches limit level Uthr (Uthr≈1.5 V for
K155 family) at some moment, at which DD1 switches into the state of
logic "1", that transfers element DD2 relatively into the state of logic
"0". Circuit transition into the 2-nd temporarily stable state occurs at
that. Capacitor C1 is discharged in this state and capacitor C2 is charged.
The element DD2 is in state of logic "0" for C1 discharge circuit.
Between output terminal and common bus, DD2 can be presented
with such electrical analog (Fig. 11.18), where R′out  is element out-
put resistance in logical "0" state; E′  supply EMF (for family K155
E′ ∼= 0.2÷ 0.3 V,R′out ≈ 100 Ω).
UC1(UC1 ∼= E′′ = 3.5 V ) is EMF source in circuit when capacitor C1
is discharged. Capacitor discharge circuit from +UC1 through R′out, op-
posite to EMF E′ and diode direct resistance (R1?rV D1 and they are
switched in parallel) to −UC1 . Capacitor discharging happens quickly
because of little C1 discharging time constant; therefore, next switching
moment is determined with UinDD2 = Uthr achievement. Circuit again
passes into the 1-st temporarily stable state.
Multivibrator operation oscillograms are shown in Fig. 11.19.
Pulse duration and multivibrator interval calculation.
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Fig. 11.17. Analog of element
DD2 at logic "1" state
Fig. 11.18. Analog of element
DD2 at logic "0" state
Fig. 11.19. PLE multivibrator operation oscillograms
Pulse duration of multivibrator on PLE is computed by formula
ti = (R1 +R1out) · C1 · ln
U1out − U0out + UR1
Uthr
.
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Multivibrator interval time is calculated according to formula
tspace = (R2 +R1out) · C2 · ln
U1out − U0out + UR2
Uthr
R1 = R2, C1 = C2 and R?R1out for symmetrical circuit, then
ti = tspace = R · C · lnU
1
out − U0out + UR
Uthr
where UR = I0in ·R, I0in = Iin, if Uin = 0; I0in ≈ 0.3÷ 0.5 mA.
For multivibrator normal operation providing it's necessary to satisfy
condition UR < Uthr, which calls for the limitation on upper level of
resistor R quantity. R value should not be more than 2. . . 2.5 kΩ if I0in ≈
0.5 mA (for K155 family).
Now there are multivibrators in integral version: 218ÃÔ1(2)  requires
signals levels agreement; K218ÃÔ1 has element of nonlinear MD, pro-
viding soft excitation.
RESUME
It is necessary to understand It should be memorized
1. A logic element is a device, re-
alizing one only Boolean function.
These elements are named single-
order in contrast to functional el-
ements, realizing several Boolean
functions.
2. "1" shows presence of voltage or
current electric pulse in pulse ele-
ments, and "0"  absence of corre-
sponding pulse.
3. Concepts of diode- transistor,
transistor  transistor logic.
1. Deﬁnition of concepts: logical
element, diode, diode-transistor,
transistor-transistor logic, logical
elements on MOS-transistors,
MOS and CMOS-logic, multi-
vibrators on potential logical
elements.
2. Graphical notation of logical el-
ements.
3. Amplitude transfer characteris-
tics of logical elements.
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RESUME
4. Logical elements on MOS-
transistors for scheme AND-NOT
are executed by transistors seri-
al connection, and for OR-NOT
scheme  by parallel.
5. Multivibrators on potential log-
ical elements are constructed simi-
larly to transistor ones (instead of
transistors  logic elements AND-
NOT).
6. Operation modes of multivibra-
tors: self-oscillating, waiting, syn-
chronization.
7. Multivibrator pulse and inter-
val duration is determined by time
constant of capacitors charge from
electrical levels of logic "1" of cor-
responding logical elements.
4. Dynamic logical elements char-
acteristics.
5. Schematic circuit of TTL AND-
NOT.
6. Schematic circuits of AND-
NOT, OR-NOT circuits on MOS-
transistors.
7. Schematic circuit of multivibra-
tors on logical elements
8. Formulas:
tspace = (R2 +R1out) · C2×
×lnU
1
out − U0out + UR2
Uthresh
 multivi-
brator spacing interval,
ti = (R1 +R1out) · C1×
×lnU
1
out − U0out + UR1
Uthresh
 multivi-
brator pulse duration,
ti = tthresh = R · C×
×lnU
1
out − U0thresh + UR
Uthresh
 pulse
and interval duration for symmet-
rical scheme.
It is needed to be able:
1. To determine concepts: logical element, diode, diode-transistor,
transistor-transistor logic, logical elements on MOS-transistors, MOS
and CMOS logic, multivibratots on potential logical elements.
2. To write down formulas for delay time for potential logical element,
pulse and interval duration of multivibrators on potential logical ele-
ments.
3. To solve the tasks on determination of the principal logical elements
parameters, multivibrator circuits computation.
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11.7. Tasks for current testing
11.7.1. Questions for monitoring
X Draw the graphical notation of typical logic elements.
X Give the concepts of positive and negative logic.
X Determine the amplitude transfer characteristic of invert-
ing and non-inverting logical elements.
X Determine principal parameters and characteristics of log-
ical elements.
X Determine dynamic parameters of logical elements.
X What is diode logic, its lacks?
XWhat is diode-transistor logic? Which logical functions can
be realized on DTL-schemes?
X List variants of TTL-type elements modiﬁcations and their
development objective.
X What does explain the TTL-type elements spread?
X Give the schematic circuit of TTL element AND-NOT.
X What is an advantage of MOS-type elements?
XWhat circuit is a basic one for MOS-type logical elements?
X Cite schematic circuits AND-NOT, OR-NOT on MOS
transistors, explain their operation.
X Cite schematic circuits AND-NOT, OR-NOT on CMOS
transistors, explain their operation.
X Which are the features of logical elements of I2L-type?
X Explain operation principle of logical elements of I2L-type.
X Compare the logical elements by the principal classiﬁca-
tion features.
X Show charge circuit of capacitor C1 (look Fig. 11.16) and
logical elements states, providing its charging.
X Show discharge circuit of capacitor C1 (look Fig. 11.16)
and corresponding logical elements states.
X Why voltage UR has to be lower than threshold Uthresh?
Explain physical essence of Uthresh.
X Determine how calculate the pulse and interval duration,
what is their reason.
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11.7.2. Problems for independent and individual solution
X Determine static interference immunity of logical element
by input signal lower level.
X Determine static interference immunity of logical element
by input signal upper level.
X Calculate multivibrator on logical elements AND-NOT,
providing frequency f = 20 kHz at Q-factor Q = 3.
X Calculate multivibrator on logical elements AND-NOT,
providing frequency f = 10 kHz at Q-factor Q = 4.
X Calculate multivibrator frequency instability from logical
elements values' instability Uthresh at ±10%.
X Calculate multivibrator frequency instability from values
R and C temperature instability in a range 20± 20◦C.
X Draw oscillograms of multivibrator operation on potential
logical elements AND-NOT (Fig. 11.16) with diodes VD1 òà
VD2 and without them. Explain their necessity.
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CHAPTER 12. CODING DEVICES.
ANALOG-DIGITAL AND DIGITAL-
ANALOG CONVERTERS
During digital processing of information all quantities under considera-
tion are presented in a digital form or as digital code. If quantity under
consideration is set as analog function (by way of analog signal), then
it should be converted into the digital form before the processing. Such
conversion can be done only in discrete moments of time, therefore we
should set (assign) Nyquist (sampling) interval by time (T0) and then de-
termine function values at these moments (look Fig. 12.1). These values
of the function are called samples (sampling). Then the values of these
functions are transformed into digital code. Such method of sampling is
called a digitization by time (time quantization). The less the digitization
interval, the more exactly the function is presented. However, at small
T0 big memory capacity and controller speed are needed; T0 is often de-
ﬁned using Kotelnikov's theorem and matching digitization period with
spectral characteristic (response) of investigated process f(t):
T0 =
1
2 · fup ,
where fup  is upper frequency of the function f(t) spectrum.
Generally, the transformed function can be presented by current value of
time intervals' duration or by current value of voltage or current. There
are time intervals and voltages coding.
Fig. 12.1. Continuous function with samplings
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12.1. Time intervals' coding, voltage coding
Let concerned function reﬂects some time interval. As a case in point,
we can determine time interval between radar transmitted and reﬂected
from the target signal with purpose of deﬁnition of the distance to the
target. Fig. 12.2 shows a device that measures time interval, and its time
operation diagram is shown in Fig. 12.3.
Fig. 12.2. Device for transforming time interval into the digital code
Initial pulse Uinitial (pulse transmission by radar) arrives on trigger (ﬂip-
ﬂop) T1 input S and sets it to the logical state "1" while the end pulse
Uend (arrival of reﬂected signal) arrives on the trigger T1 input R and
sets it to the state "0". The signal UT1 from trigger T1 comes on the ﬁrst
input of coincidence circuit 1 while clock pulses Uclock enter the second
one. There are only clock pulses on the input of coincidence circuit 1
which get to time interval between arrivals of pulses Uinitial and Uend 
tk. The more the signal Uclock clock frequency, the more exactly the
interval tk is measured (look in t Fig. 12.3).
The number of pulses counts out by counter assembled on triggers T2,
T3, T4 and this code is set on the circuit output by the reading signal
through coincidence circuits C2, C3, C4. A number of counter's digits is
chosen from the condition:
2N · Tclock ≥ tkmax
this implies the number of counter digits, N :
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Fig. 12.3. Timing diagrams of time interval coding device operation
N ≥
ln
tend
tclock
ln2
.
We should use greater integer at N being real.
The conversion circuit of analog voltage U(t) into digital code is shown
in Fig. 12.4.
It consists of two parts:
• circuits of conversion of the voltage U(t) into proportional (to it)
time interval tk;
• circuits of conversion of the time interval into digital code (this
circuit operation was considered above).
Clock Uclock enters frequency divider which forms the initial signal of
conversion Uinitial, entering the conversion circuit of time interval into
digital code. Under eﬀect of this signal trigger T1 (look in Fig. 12.2) is
set into "1"and strobe (gate) signal UT1 enters additionally the ramp
voltage generator (look in Fig. 12.4). After entering this signal ramp
voltage generator starts to form saw-tooth linearly increasing voltage
that arrives on the input of comparison circuits (comparator). Input
signal U(t) enters the second input of the comparator.
When ramp-generator input voltage reaches the value Uramp ≥ Uin(t),
the comparator responses and forms end pulse Uend, that switches trigger
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Fig. 12.4. Voltage coding circuit
T1 into "0" state. When there is a linear dependence of Uramp(t), time
t between pulses Uinitial and Uend, is proportional to Uin. Therefore
digital code of time interval into the code's conversion circuit will be
proportional to (or equal in a corresponding scale) input signal being
measured. "0" signal on the output UT1 forms ramp-generator back
stroke, system returns into initial state and waits for the next pulse
(Uinitial), conditioned by clock pulses.
Time diagrams of the voltage coding circuit operation are shown in
Fig. 12.5.
12.2. Analog-digital converters. Main characteristics
and parameters
Analog-digital converter (ADC) is a device of analog signal conversion
into digital form (digital code). Digital signal at the output of ADC
is shown as binary word or as pulse train (sequence), i.e. in a form,
common with certain personal computer or microprocessor system data
bus. There is a great number of ways of the analog signal into digital code
conversion. Frequently analog signal is converted into intermediate form
(frequency or time signal duration) that is more available for measuring
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Fig. 12.5. Time diagrams of the voltage coding circuit operation
in a digital form. Then intermediate form compares with reference form,
in a concerned case it is a frequency of Uclock clock generator, which
number of pulses for measured time interval tk is counted by a counter.
However, not in all types of ADC the signal is converted into intermediate
form, but in all ADC analog signal is compared with reference one (with
the help of clock interval or stabilized voltage).
The main characteristics of ADC are:
• accuracy (error);
• conversion time (operating speed);
• dynamic range of input signal;
• input resistance Rin;
• output resistance Rout.
Number of output word digits rates accuracy. Decimal-digit ADC has
relative error about 0.1%, twelve-digit ADC  0.01%. The conversion
time (operating speed) is time needed for getting output binary word (the
code) after measured voltage Ui supply on input. The conversion time of
diﬀerent types of ADC is from tens fractions to hundreds microseconds.
Dynamic range of input signal is determined by values of minimal and
maximal input signal under expression:
D =
Uinmax
Uinmin
,
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where Uinmax corresponds to maximal value of output code of ADC,
Uinmin corresponds to the level of output code low order digit.
Resistance of ADC from the side of input and output clamps (for each
digit) is characterized by the values of Rin and Rout.
Fig. 12.6 depicts ADC circuit on parallel comparators. A buﬀer ampliﬁer,
assembled on DCOA in the mode of a follower with 100% feedback is
used to increase the ADC input resistance and decouple comparators
from input signal source. Very high Rin and very low Rout are observed
at that.
The reference-voltage sources are received with the help of voltage
dividers on precision resistors, using parametric or electronic stabi-
lizers, which voltage enters the noninverting inputs of comparators
DA1, DA2, DA3. Input signal from buﬀer ampliﬁer goes on inverting
inputs of comparators.
Fig. 12.6. ADC on parallel comparators
If on the inputs of comparator: Uin > Uref , then on output of compara-
tor the signal of logical "1" is formed; Uin ≤ Uref , then on output of
comparator the signal of logical "0" is formed.
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For input signal Uin = 0.6 · Uref the logical states of lines and output
code are shown in the circuit. States of comparator are converted into
binary code with the help of logical circuits. The value of this code is
proportional to input signal (look at table 12.1).
Table 12.1. The state of lines of ADC and its output code depending
on levels of input signal
Input signals A B C D b1 b2
3
4 · Uref < Uin 1 0 1 0 1 1
1
2 · Uref < Uin < 34 · Uref 0 0 1 0 1 0
1
4 · Uref < Uin < 12 · Uref 0 1 1 1 0 1
Uin <
1
4 · Uref 0 1 0 0 0 0
12.3. Digital-analog converters. Structure, general
characteristics and parameters
The data output subsystem connecting computer or microprocessor sys-
tem with manufacturing process control equipment, certainly has digital-
analog converters (DAC). It is caused by the fact that main actuators of
manufacturing process control are ﬁgured on analog signals, then they
must have a device, converting digital codes into analog signals.
An actuator of digital code into proportional value of analog quantity
(voltage U or current I) is called digital-analog converter (DAC). Most
of DAC consist of ﬁve functional elements or modules (look in Fig. 12.7):
• register and control scheme;
• analog key;
• reference-voltage source (reference source);
• decoding circuit;
• summing ampliﬁer.
Main diﬀerences of DAC deal with means of connection and production
of modules. The main characteristics of DAC are:
• accuracy (error);
• resolution;
• conversion time;
• output quantity change range;
• total output resistance (Zout);
• temperature coeﬃcient of instability.
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Fig. 12.7. Main functional blocks of DAC and their possible assembling
Accuracy is a deviation of true output analog quantity from its theo-
retical value. The values of main parameters and temperature Drifts of
reference source, summing ampliﬁer, decoding circuit and analog switch-
es inﬂuence on accuracy of DAC.
Resolution is a minimal value of input quantity determining appropriate
changes of output quantity
∆ =
1
2n
,
where n is a code length.
The more the length of digital code on DAC input the higher the reso-
lution is.
The conversion time is time interval between intake of digital code on the
DAC input and time of corresponding set of voltage or current value on
output. It is determined mainly by switch and decoding circuit operation
speed.
The voltage (U) and current (I) change range is a total scale of voltage
changing from 0 to Uoutmax or of current changing from 0 to Ioutmax.
Total output resistance of DAC (Zout) is determined from the output
terminals. It mainly depends on output resistance of summing ampliﬁer
and has order of tens and hundreds Ω.
The temperature coeﬃcient of instability (TCI) of DAC is determined by
degree of changing output voltage (U) or current (I) subject to temper-
ature (%
/◦
C) in temperature operating range. In temperature operating
range t = 0 ÷ 40◦C (to ±20◦C) when TCI = 0.01%/◦C we'll get the
value of DAC relative error versus temperature in limits of δ = ±0.02%.
239
As the construction of circuits, analog switches, reference-voltage
sources, summing ampliﬁers and registers is examined in corresponding
parts, we shall consider speciﬁc for DAC decoding circuits.
Decoding circuit is intended for analog voltage or current value provision
on its output. Their values must be proportional to input analog code.
Decoding process allows connection of the voltage or current of required
quantity by means of analog switches and corresponding summing resul-
tant voltage or current. Each cipher of decoded number controls separate
analog switch and the signal value from reference source is weighed in
accordance with the value of number code position. There are circuits
with weighted resistors and ladder circuits on resistors.
Weighted voltage control circuit is shown in Fig. 12.8. It consists of ana-
log switches S1 − Sn, reference voltage source Eref and high-precision
resistors. The circuit operation is based on the fact that when 1-st digit
is equal to logical "1", Sk key is connected up to Eref and if 1-st digit
is equal to 0, then Sk key is connected up to common bus and this digit
doesn't take part in forming the output voltage. Value G is chosen that
each following digit contribution into output voltage forming to halve.
The output voltage of DAC for any code:
U0 =
n∑
k=1
U0k =
Eref
2n − 1 + GS
G
n∑
k=1
Ak · 2n−k,
where Ak = 1 if 1-st digit is equal to 1; Ak = 0 if 1-st digit is equal to 0.
Fig. 12.8. Weighted voltage control circuit
Output conductivity of a whole system is constant and determined by
expression:
G0 = Ga +Gk +GS = G · (2n − 1) +GS ,
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then the value of a whole output resistance of DAC is:
Rout =
1
G0
.
Reduced decoding circuit has advantage, consisting in the fact that it
contains minimal number of precision resistors in comparison with other
decoding circuits, but loses because the range of precision resistors' face-
value is too big. It limits the way of resistor production. Te range of
precision resistors' face-value is 2n − 1.
The ladder circuit of voltage control is shown in Fig. 12.9. Such circuit
has only two values of precision resistors (R and 2R) face-value.
The circuit is linear. Therefore, similarly to examined weighted circuit
we'll get Uout for any switch:
U0 =
n∑
k=1
U0k =
Eref
1 +
GL
2 ·G
n∑
k=1
Ak · 2−k,
where Ak = 1 if 1-st digit is equal to 1; Ak = 0 if 1-st digit is equal to 0.
Fig. 12.9. Voltage control ladder circuit
The output conductivity and the resistance of DAC are constant and
determined by expression:
G0 = 2 ·G, Rout = 1
G0
.
Total conﬁguration of DAC and decoding circuit are shown in Fig. 12.10.
Digital-analog (DAC) and analog-digital converters (ADC) are produced
in integrated form. In Fig. 12.11 the DAC of 572 line in integrated
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Fig. 12.10. Total conﬁguration of DAC and decoding circuit
form is shown (Ê572ÏÀ2), and in Fig. 12.12  ADC in integrated form
(Ê572ÏÂ3).
Fig. 12.11. DAC in integrated form
12.4. Sample-and-hold device
When the ADC works with analog input signals it is advisable to pro-
vide the constant level of voltage under measurement in points of time
quantiﬁcation. The purpose of sample-and-hold device (SHD) is to take
reading of input signal in required moment of time, to settle and store the
signal for ADC conversion time. In Fig. 12.13 and 12.14 time diagrams
of operation and sample-and-hold device circuits are shown.
Parameter values of sample-and-hold device circuit:
242
Fig. 12.12. ADC in integrated
form
Fig. 12.13. Time diagrams of
SHD
R2 is tens MΩ; C = 100÷1000 pF , R1  internal resistance of the EMF
source, which should be much more less than ampliﬁer Rin.
The sampling mode: key is locked, Uin arrives on the input of DCOA
and input signal is stored on capacitor C. Key is opened at time t1 and
signal Uin doesn't get on OA input. On the circuit output the value of
the signal is Uin before the switch opening. Having guaranteed great
time constant of capacitor C discharge (τdischarge?tswitchADC) we'll get
Uout = UC = Uin = const for ADC conversion time (tswitchADC). At
time t2 (t2− t1 > tswitchADC) the switch is locked and sampling process
follows again.
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Fig. 12.14. Sample-and-hold device circuit
RESUME
It is necessary to understand It should be memorized
1. All quantities under investiga-
tion are introduced in a discrete
form or as digital code during da-
ta digital processing. If quanti-
ty under investigation is given by
continuous function (as continuous
signal), then it has to be conversed
into digital form before processing.
2. Conversion may be realized on-
ly at discrete moments, therefore
time quantization interval (T0), to
be set, and then function val-
ues at these moments to deﬁne
(Fig. 12.1). These function values
are called samples.
3. Samples values are conversed in-
to digital code. Such method is
called time discretization (quanti-
zation, digitization).
4. Time interval coding is fulﬁlled
by their ﬁlling with clock pulses
with following counting of pulses
number.
1. Determination of concepts: time
quantization, sampling, time in-
terval and voltage coding; analog-
digital converters (ADC), their
main parameters and constructing
principles; digit-analog converters,
structure, constructing principles,
the main characteristics and pa-
rameters; sample and hold device.
2. Device's circuit of time interval
conversion into digital code.
3. Device's circuit of voltage con-
version into digital code.
4. ADC circuit on parallel com-
parators.
5. Block diagram of DAC.
6. Decoding circuits.
7. ADC, DAC circuits in integrated
execution of Ê572 family.
8. Sample-and-hold device circuit.
9. The main ADC parameters: ac-
curacy, conversion time, dynamic
range.
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RESUME
5. Voltages coding may be realized
(for instance) by the way of volt-
age conversion into time interval,
proportional to it with following
time interval conversion into dig-
ital code.
6. Analog-digital converter (ADC)
is a device of continuous signal con-
version into digital form (digital
code). Digital signal on ADC out-
put is represented by a binary word
or pulse train, i.e. in a form, com-
mon with data bus of speciﬁed per-
sonal computer or microprocessor
system.
7. Device of digital code conversion
into continuous quantity propor-
tional to it value (voltage U or cur-
rent I) is called digit-analog con-
verter (DAC).
8. The most DAC consists of
5 functional elements or mod-
ules (Fig. 12.7): register and con-
trol circuits, analog switches, ref-
erence voltage source (reference
source), decoding circuit, summing
(adding) ampliﬁer.
9. Decoding circuit is destined for
providing voltage or current con-
tinuous (analog) values on its out-
put, proportional to input digital
code.
10. Decoding process allows con-
necting voltage or current of spec-
iﬁed value with the help of analog
10. The main DAC parame-
ters: accuracy, resolution, conver-
sion time, output quantity change
range, temperature coeﬃcient of
instability.
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switches and resulting voltages or
currents corresponding summing.
Each cipher of decoded number
controls speciﬁed analog switch
and reference source signal value
is weighed relative to number code
position value.
11. Sample and hold device (SHD)
is aimed to take reading of output
signal at required time, settle and
store it for ADC conversion time.
It is needed to be able:
1. Determine concepts: time quantization, sampling, time intervals and
voltages coding; analog-digital converters (ADC), their main parameters
and construction principles; digit-analog converters, structure, construc-
tion principles, main characteristics and parameters; sample-and-hold
device circuit.
2. Write formulas for the main parameters of ADC and DAC.
3. Solve tasks on calculation of ADC, DAC, their structure elements and
main parameters.
12.5. Tasks for current testing
12.5.1. Questions for monitoring
X Give deﬁnitions to terms: sample, sampling, Kotelnikov's
theorem.
X Principles time intervals and voltage coding.
XWhat deﬁnes accuracy of devices for measurements of time
intervals?
X Point out main sources of errors for voltage coding circuits
with voltage to time interval conversion.
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X Give deﬁnition of ADC and its main characteristics.
X Put down ADC with parallel comparators schematic cir-
cuit.
X ADC, its destination and main parameters.
X What are the main structural elements of ADC, their ap-
plication in general structure of ADC.
X Explain appointment and main types of ADC decoding
circuits, estimate their advantages and disadvantages.
X Put down circuits of integrated ADC and DAC of 572 fam-
ily.
X Deﬁne appointment of sample-and-hold scheme, point its
structure and main parameters.
12.5.2. Problems for independent and individual solution
X Calculate circuit of time interval to digital code converter.
Find counter's digit capacity, so that inaccuracy when mea-
suring time interval 1-10 ms, would not exceed 1%
X Calculate voltage-coding circuit. Put down schematic cir-
cuit of linearly-changed voltage with external strobbing and
comparison circuits.
X Upgrade ADC with parallel comparators schematic circuit
(Fig. 12.6) for three-digit code.
X Calculate ADC voltage controller circuit with six-digit in-
put code.
X Calculate ADC voltage chain controller circuit with six-
digit input code.
X Develop schematic diagram of ADC conﬁguration
(Fig. 12.10).
X Calculate parameters of sampling device circuit, that pro-
vide sampling time of 0,1 ms.
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PART III
Digital circuitry
Introduction. Information interchange in electronic systems occurs by
means of signals. The various physical values  currents, voltages, mag-
netic states, light waves can be carriers of signals. Analog (continuous)
and discrete signals can be distinguished.
Discrete signals are easier for storage and processing, they are less fall
under interferences distortion inﬂuence, such distortions are easier to
discover and correct. Therefore, the discrete signals have wider practical
application, than continuous. There are two types of discrete signals:
the ﬁrst is received during digitization of continuous signals by a level
or a time; the second is received as a set of code combinations of signs,
numbers or words. Conversion of continuous information set of analog
signals to discrete ones is called digitization (by a level) or amplitude
quantization. The second representation in the form of words is universal
and widely distributed. It is applied in coding of human language on a
paper (writing), in mathematics, in digital electronics.
The digital electronics is most likely to take a monopoly position in the
market of electronic systems and devices in the nearest future. Today
digital personal computers and controllers (COMPUTER) have practi-
cally superseded analog electronic computers, which have been created
earlier. The same is taking place with radio communication, broadcast-
ing and TV equipment (TVs, radio receivers, videotape recorders, audio
recording and photographic apparatus).
In principle, digital technique cannot fully supersede analog technique,
as physical processes from which the electronic system receives the infor-
mation are analogous by their nature, the digital-to-analog and analog-
digital devices are necessary in this case on an input and output.
Digital circuitry is an area of a science, technique and manufacture con-
necting with development, research, design and manufacturing of elec-
tronic systems where information transformation and processing are re-
alized according to the law of discrete function. Industrial development
of digital circuitry has two directions: power (force), connected with di-
rect and alternative currents' conversion for needs of metallurgy, electric
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traction, power industry and informational one to be associated with
means of measurement, inspection and control of technological process-
es of scientiﬁc researches' development in technical and humanitarian
spheres.
The monograph of the American specialists P. Horovitz and U. Hill "Art
of circuitry" in three volumes [48] being run through four editions in the
CIS countries since 1980 is the most widespread amongst textbooks.
Their volume of the material considerably exceeds the requirements of
programs, but it is not enough information on modern development of
circuitry, and digital in particular.
For the analysis of modern microprocessor systems knowledge of techni-
cal realization of algorithms is extremely important. For example, logic
gates based on TTL and CMOS structures on which controllers and
personal computers are constructed are widely used in semi-conductor
digital integrated circuits. Standard integrated circuits of Ê155 and Ê133
families are characterized with average power consumption and speed of
10 nanoseconds. Integrated circuits with less energy consumption Ê134
have reduced speed. Family Ê131 have increased output power. Inte-
grated circuits with Shottki diodes (Ê531) have three times higher per-
formance at higher energy consumption than standard (3ns). A series
of low-power integrated circuits Ê555 have the same performance, as
standard, but consume power in some times less. (ÊÐ1531) family with
performance of 3 nanoseconds and (ÊÐ1533) family with performance of
4 nanoseconds are perspective. Moreover, the last ones have twice -lower
energy consumption.
In the issue of studying the course "Digital circuitry", students should
know: the principles of digital circuitry devices' construction and func-
tioning; choice principles of methods of analyzing and calculating the
electronic devices with certain characteristics and be able: to calculate
electronic circuits; to generalize dynamic parameters of electronic de-
vices; to calculate various electronic devices with databank organization.
The manual is written based on experience of teaching of disciplines
according to bachelors', engineers' and masters' teaching programs on
the "Electronics" ﬁeld at the state technical university for the last 20
years.
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CHAPTER 13. MATHEMATICAL
FUNDAMENTALS OF DIGITAL DEVICES
13.1. Number systems. Procedure of conversion.
Binary arithmetic
The system of calculation is the system of rules allowing establish biu-
nique correspondence between any number and its representation as a
ﬁnal set of number of symbols. Depending on the way of the representa-
tion of numbers with ﬁgures, the systems of calculation are divided into
positional and non-positional [1, 13, 52].
Any number is deﬁned as some function of numerical values of set of
ﬁgures, which represent this number in non-positional systems. In non-
positional systems of calculation, ﬁgures correspond with some ﬁxed
numbers. The example of non-positional system is the Roman system
of calculation. In electronic digital devices, positional systems of calcu-
lation are used. Positional system of calculation is called so because the
value of each ﬁgure included in number varies depending on its position
in record of the number.
Any positional system of calculation with a basis q can be submitted as
a polynomial:
A(q) = rnqn + rn−1qn−1 + . . .+ r1q1 + r0q0 + r−1q−1,
where A is the number in positional system of calculation with a base q;
ri  coeﬃcient; n  power (exponent) and index.
Positional systems of calculation diﬀer depending on the basis: decimal
with ten as the basis, octal with eight as the basis, binary with the basis
of two, etc. Further, obviously to specify used system of calculation, we
shall write down number in brackets and specify a basis of calculation
system in the index.
In binary system of calculation coeﬃcients ri are ﬁgures 0 and 1, and
a base  number 2. In a general view, the number in calculation binary
system will be written down as:
A2 = rn2n + rn−12n−1 + . . .+ r121 + r020 + r−12−1.
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Digital devices use elements, which have only two steady states and
consequently the binary system of calculation has the widest distribution
for information representation and processing.
The octal system is applied to perform an auxiliary functions, it re-
duces record of the numerical information and provides simplicity of
translation into binary system, because any octal ﬁgure is easily re-
placed with binary three-digit number-triad. The most convenient and
short on record is the hexadecimal positional system. As a base of sys-
tem is number 16 and as coeﬃcients digital and alphabetic symbols:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A,B,C,D,E, F are accepted.
Conversion from decimal system into any positional system of calcula-
tion is carried out by a method of consecutive division into a basis of
new system until the remainder of division will not be less basis of sys-
tem. A number in new system is written as remainders of division, since
last remainder, from right to left. The fractional number is written as
the whole parts of numbers received at multiplication only a fractional
part by a base, starting from above after a point, with set accuracy of
calculations.
Practical interest represents recalculations from decimal and into decimal
systems. The algorithm of recalculation and some examples are resulted
in tables 13.1-13.2.
It is necessary to replace any octal number with equivalent three-digit
number for number conversion from octal system into binary:
2 4 5 1 (8)
010 100 101 001 (2)
The binary number while translating into octal system is divided on
triads from right to left and each triad is replaced with octal number:
101 001 111 (2)
5 1 7 (8)
Conversions in hexadecimal system from binary system and back are
carried out similarly, but only binary triads are used:
A 1 3 (16)
1010 0001 1100 (2)
1000 1101 0101 (2)
8 D 5 (16)
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In a binary-coded decimal system, each decimal ﬁgure is represented by
a binary equivalent.
24(10) − 0010 0100(BC DS)
Table 13.1. Methods of conversion of the whole and fractional
numbers from decimal system of calculation
The whole numbers The fractional numbers
Type
of
conver-
sions
Division of the given decimal
number by q. The remain-
ders give the conversed num-
ber, which is read in a direc-
tion of a pointer.
Repeated multiplying given dec-
imal number by q. The digit be-
fore a point gives the conversed
number digit. At further multi-
plying, only fractional part of in-
termediate result is used.
Decimal
into bi-
nary
108:2= the remainder is 0
54:2= the remainder is 0
27:2= the remainder is 1
13:2= the remainder is 1
6:2= the remainder is 0
3:2= the remainder is 1
1:2= the remainder is 1
108(10)=1101100(2)
0.34·2=0 is transferred 0
0.68·2= 1(1.36) is transferred
0.36·2=0 is transferred
0.72·2= 1(1.44) is transferred
0.44·2=0 is transferred
0.88·2= 1(1.76) is transferred
0.76·2= 1(1.52) is transferred
Interruption
0.34(10)=0.0101011(2)
Decimal
into
octal
108:8= the remainder is 4
13:8 = the remainder is 5
1:8 = the remainder is 1
108(10)=154(8)
0.34·8= 2(2.72) is transferred
0.72·8= 5(5.76) is transferred
0.76·8= 6(6.08) is transferred
0.08·8= 0(0.64) is transferred
0.64·8= 5(5.12) is transferred
Interruption 0.34(10)=0.25605(8)
Decimal
into
hexa-
deci-
mal
108:16= the remainder is 12
6:16= the remainder is 6
108(10)= 6(16)
0.34·16=5(5.44) is transferred
0.44·16=7(7.04) is transferred
0.04·16=0 is transferred
0.64·16=10 is transferred
Interruption 0.34(10)=0.570 A(16)
In many practical applications [13, 44], for example it is desirable to
use codes at the analog - digital data conversion, in which all sequential
code sets diﬀer one from another only by one digit. Such codes are named
cyclic codes. Among cyclic codes, the Gray code is especially important,
which is resulted in Table 13.3.
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Table 13.2. Methods of conversion in decimal system of calculations
The whole numbers The fractional numbers
Type
of
conver-
sions
Repeated multiplying in-
termediate result by q and
adding with the value of
given number digit. The
high-order digit is the ﬁrst
intermediate result.
Repeated dividing intermedi-
ate result by q and adding
with the given number digit.
The last digit, divided by q is
the ﬁrst intermediate result.
Binary
into
deci-
mal
1
1·2+1=3
3·2+0=6
6·2+1=13
13·2+1=27
27·2+0=54
54·2+0=108
1101100(2)=108(10)
1:2=0.5
(0.5+1):2=0.75
(0.75+0):2=0.375
(0.375+1):2=0.6875
(0.6875+0):2=0.34375
(0.34375+1):2=0.67187
(0.67187+0):2=0.33593
0.0101011(2)=0.33593∼=0.34(10)
Octal
into
deci-
mal
1
1·8+5=13
13·8+4=108
154(8)=108(10)
5:8=0.625
(0.625+0):8=0.078125
(0.078125+6):8=0.75976
(0.75976+5):8=0.71997
(0.71997+2):8=0.33999
0,25605(8)=0.33999∼=0.34(10)
Hexa-
dec-
imal
into
deci-
mal
6
6·16+12=108
6Ñ(16)=108(10)
A:16=0.625
(0.625+0):16=0.039062
(0.039062+6):16=0.75976
(0.75976+7):16=0.71997
(0.71997+5):16=0.33999
0.570A(16)=0.33999∼=0.34(10)
The code of Gray is used in shaft-position mechanical encoders, at "par-
allel coding"  a method of high-speed analog  digital conversion. It
allows preventing errors, as in this case at transition between two coded
values, not all digits can simultaneously change in any way. If only bi-
nary code was used, for example, it would be possible to receive number
15 at transition from 7 to 8 on an input.
Codes of Gray can contain any number of digits. There is the simple rule
for formation the Gray code states: it is necessary to start from a zero
state, and then for reception of each following value it is necessary to
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choose the most low-order digit, changing of which results in formation
of a new state, and to take its inverse value.
There are a number of other codes, which possess interesting and useful
properties, for example, a code "with the remainder 3" or a code "4221"
(look at the tab. 13.4). To write down any ﬁgure from 0 up to 9 in a
code with the n3, it is necessary to add number 3 to it, and then to
express result in the 4-digit binary code. At code "4221" use each ﬁgure
is also written as 4-digit group, however its digits, since left, represent
quantities 4, 2, 2, and 1.
These codes possess one rather important property: to receive 9's com-
plement for any ﬁgure, it is enough to take its inverted code. It allows
simplify decimal arithmetic. It is enough to carry out adding with num-
ber, which represents 9's complement initial number plus 1, instead of
subtraction of any number.
Binary arithmetic. The arithmetical operations on binary numbers are
executed according to below expressions [30, 39].
Addition Subtraction Multiplication
0 + 0 = 0 0− 0 = 0 0 · 0 = 0
1 + 0 = 1 1− 0 = 1 1 · 0 = 0
0 + 1 = 1 1− 1 = 0 0 · 1 = 0
1 + 1 = 10 10− 1 = 1 1 · 1 = 1
Addition of two many-digit binary numbers is conducted bit-by-bit with
provision for units of the overﬂow from preceding bit.
1011
+
1011
10110
The subtraction of many-digit binary numbers, similarly adding, begins
from low-order digits. If occupy the unit in the high-order digit, two
units are formed in the low-order digit.
1010−
0110
0100
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The multiplication represents multi-adding the subtotals and shifts.
10011×
101
10011
00000
10011
The process of division consists of operation of subtraction, which is
repeated.
101010 |111−
111 |110
0111−
111
0000
Forms of numeration. Two main forms of the numeration are used in
computer: semi-logarithmic with ﬂoating point and natural with ﬁxed
point position.
At numeration with ﬁxed point, the position of latter is ﬁxed in deter-
mined place relatively bits of the number and is stored unchangeable
for all numbers, which are expressed in a given digit net. Usually point
is ﬁxed before the ﬁrst (high-order) digit and the only numbers can be
presented in a digit net, which modulo less 1. High-order ("sign") digit
is used for coding the sign of binary number (the zero answers the plus,
unity  minus).
When performing arithmetical operations on proper fractions a binary
numbers can occur with absolute values being more or equal to unity,
called the overﬂow of the digit net and high-order number digits are
lost. For exception of the possibility of overﬂow, it happens to enter the
scale of the values, which take part in calculations. The numbers, with
absolute values being less then low-order digit unit of the digit net, are
also lost and are called the computer zero.
The lacks of the numeration with ﬁxed point are:
1. Necessity of preceding calculation and scale factors introducing
into computer, that is rather complex aﬀair (the scale factors serves
for reduction of numbers, which exceed the unity or equal to it);
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2. Relative accuracy depends on entering numbers values and is a
maximum at operations' execution with maximum possible num-
bers.
Use the numeration with ﬁxed point allows simplify the computer
schemes, raise its speed, but presents the certain diﬃculties for pro-
gramming. So numeration with ﬁxed point is used as the main only in
microcontroller.
A numeration with ﬂoating point is basic in universal computer. The
presentation of the number with ﬂoating point in general case is:
A = q mn,
where q  a base of the system of calculation, n  an integer number,
named number A exponent, m  a stagnant part of number A (|m| < 1).
Since computer uses binary system of calculation, then A = m · 2n with
exponent and stagnat being presented in a binary form.
If high-order ﬁgure in numeral is diﬀerent from zero, number is consid-
ered normalized; if high-order ﬁgure is zero  a number not normalized.
The number normalization is executed in computer automatically in pro-
cess of calculation. At that, the number stagnat moves to the left before
the nearest unity's appearance in the net high-order digit. It here is con-
ducted corresponding to reduction of the order of the number. In the
case of digit net overﬂow, for instance when adding normalized numbers
of the same exponent, normalization on one digit to the right is conduct-
ed. The normalized numeration allows save greater ﬁgures quantity in a
digit net, and so, raises accuracy of calculations. However modern com-
puters allow, in need, execute operations on non-normalized numbers as
well.
The advantage of computer with ﬂoating point is greater range of the
numeration (without entering the scale), in contrast with computer with
a ﬁxed point. So, if take an equal bit capacity and deﬁne the digits' quan-
tity in stagnat through n1, then numbers range presented in computer
with ﬁxed point will be:
2−n1 ≤ |A| ≤ 1− 2−n1 ,
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while for computer with ﬂoating point (for normalized numbers)
2−n1 · 2−(2n2−1) ≤ |A| ≤ (1− 2−n1) · 2−(2n2−1),
where n2  digits quantity in exponent; (2n2 − 1)  maximum value
of the exponent; 2−n1  minimum value of a stagnat (0,00. . . 1. . . 1);
(1− 2−n1)  maximum value of a stagnat (0,11. . . 1).
Comparing introduced relations, one can conclude presented numbers
range is more for computer with ﬂoating point. The broad range of the
numeration with ﬂoating point is suitable for scientiﬁc and engineering
calculation, but performing operations needs the operations with num-
bers stagnats and apart with exponents, complicating digital devices and
slowing operations executing.
Digital information is entered as a rule, in determined format, set by
digit quantity [30, 46]. Each binary ﬁgure that is to say number one
binary digit is called a bit of information (further, it is possible to use
term bit instead of digit). Eight bits form the byte. Four bytes form 32 
bit word. The double word contains 64 bits. A half-word format, two
bytes, is used as well.
For the schemes simpliﬁcations, the subtraction in computer is changed
by adding of specially constructed numbers codes. The following codes
are used: direct (true), inverse and additional. The number direct code
allows represent the number with provision for sign. So direct code of
the positive number complies with its designation, but direct code of the
negative number diﬀers from usual numeral with the sign bit, in which
unity is brought.
A direct code is used in computer for presenting positive binary num-
bers only. A complement or inverse code is used for presenting negative
numbers since it is uncomfortably to execute the arithmetical operations
on negative number in direct code.
The complement code and inverse code of the positive number comply
with its direct code. The rules for forming complement and inverse code
are concluded in following:
• for forming the complement code of the negative number it is nec-
essary to put the unity in a sign bit, but all digital bits to invert
(change 1 on 0, and 0  on 1) whereupon add 1 to low-order bit;
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• for forming the inverse code of the negative number it is necessary
to put the unity in a sign bit, but all digital bits to invert.
The example.
Number direct code Inverse code Complement code
X = +0, 10101[X]dir = 0, 10101 [X]in = 0, 10101 [X]ad = 0, 10101
Y = −0, 01011[Y ]dir = 1, 01011 [X]in = 1, 10100 [X]ad = 1, 10101
The direct code is possible to get from complement and inverse by the
same rules, which serve for ﬁnding complement and inverse codes.
When adding numbers in inverse code, bits of signiﬁcant numbers are
added bit-by-bit form right to left, but sign bits are added as integers
bits; overﬂow unity, which is got herewith in sign bit is added to low-
order bit of the sum. The last operation is named the cyclic carry.
When adding numbers in complement code, signiﬁcant bits are added
bit-by-bit, sign bits  as integer numbers bits, and the overﬂow unity,
which is got in sign bit is not taken into account.
If sign bit of the result is a zero then a positive number is received, which
is presented in direct code. If there is unity in a sign bit, then result is
negative and is presented in inverse or complement code.
The example:
•
Direct code Inverse code Adding
[x]u = 0, 10101 0, 10101 0, 10101
[y]u = 1, 01001 1, 10110 1, 10110
[x+ y]u = 0, 01100 10, 01011
1
x+ y = 0, 01100
Check in decimal code by equivalent integer number:
x = +21; y = −9; x+ y = +12 = 01100(2)
•
Direct code Inverse code Adding
[x]u = 1, 10101 1, 01010 0, 10101
[y]u = 0, 01001 0, 01001 0, 01001
[x+ y]u = 0, 01100 1, 10011
[x+ y]ad = 1, 10011
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Check: x = −21; y = +9; x+ y = −12 = 1, 01100(2)
To avoid the errors when performing binary operations, it is necessary to
justify bit quantity of operands direct code before converting numbers
to inverse and complement codes.
When adding numbers, smaller than unity, numbers can be received, with
absolute value being more than unity. For revealing the overﬂow of the bit
net, modiﬁed direct, inverse and complement codes are used in computer.
In these code sign is coded by two bits with sign "+" answering the
combination 00, but sign "−" corresponding to combination 11.
The addition convention for modiﬁed codes is same, as for usual ones.
The carry unit from high-order sign bit in modiﬁed complement code is
rejected, but in modiﬁed inverse code is sent to low-order digital bit.
The combinations 01 appearance in sign bit of the sum when adding
positive numbers (the positive overﬂow) or 10, when adding negative
numbers (the negative overﬂow) serves an indication of the overﬂow.
The high-order sign bit in these cases contains true value of the sum sign,
but low-order is a high-order ﬁgure of signiﬁcant number. For overﬂow
correction, the number is necessary to shift one bit to the right in a bit
net, and to place a ﬁgure to liberated high-order sign bit, equal to new
value of the low-order sign bit. It is required one exponent increasing of
the result after correcting overﬂow of the result stagnat.
The example.
Adding
X = 0, 101011
+Y = 0, 110100
X + Y = 1, 11111?
Adding in modiﬁed code:
X = 00, 101011
+Y = 00, 110100
X + Y = 01, 11111 00, 1011111
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13.2. Main laws of algebra of logic
Mathematical logic is a part of formal logic and is a theoretical base
of computers and digital devices construction. Algebra of logic (logical
algebra) obtained the most wide application in the ﬁeld of mathematical
logic. [15, 28, 50, 55].
The basis of logical algebra is a concept of expression (proposition), truth
and falsity of expression, connections between expressions. Expression
or logical argument subject to value can be true or false. The value
of expression may change with the change of circumstances and thus
the expression changes its true value. From the point of view of logic,
expressions can be divided:
• permanently true expressions (mathematically they are referred to
as 1);
• permanently false expressions (mathematically they are referred to
as 0);
• expressions which can be true or false subject to certain conditions,
i.e. they take values 1 or 0 alternately.
By meaning, expressions can be simple or complex. Simple expression is a
logical argument, which is a part of complex expression of logic function
depending on the truth or falsity of an argument. Usually simple expres-
sions are denoted by small Latin or Cyrillic letters: x, e, z,m, p, a, b. Com-
plex expressions and logic functions are usually denoted by title Latin
or Cyrillic letters: A,F, P,X, Y, S,Q. Connections between expressions 
arguments by its logic are diﬀerent and a value of complex expressions
are non-constant because of that.
Diﬀerent combinations of input variables' values in logical functions are
called sets. Function is completely deﬁned if all its values for all values
of input sets are represented. Juxtaposing function value equal to 0 or 1
to every set, we can get tabulated form of this function which is called
truth table or correspondence table.
Consider logical function of n arguments, assigning with arguments set
and a truth table, deﬁning function value for each argument combination.
For deﬁning ﬁnite number of functions we use the formula 22n , so two-
variable function set is equal to 16 and for one variable is 4 for two-digit
system. Logical binary functions are named Boolean in honour of English
mathematician of XIX century J. Boole. Name, notation and value of all
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sixteen Boolean functions for two-digit system of two variables are listed
in table 13.1 together with names of logical elements circuits.
The following system of axioms is introduced in algebra of logic [9, 10].
It deﬁnes properties of main operations and relations between them:
a+ b = b+ a
a(b+ c) = ab+ ac
a+ bc = (a+ b)(a+ c)
a+ a¯ = a
a+ a¯ = b+ b¯
aa¯ = bb¯
All theorems expressing the main laws of algebra of logic are developed
on the basis of these axioms. They are also called a system of function
equivalent conversions or equivalences.
1. Laws of nullity set
0 · a = 0
0 + a = a
0 · abc..z = a
i.e. conjunction of any number of variables vanishes if any variable pos-
sesses value 0, in spite of other variables values.
2. Laws of universal set
1 · a = a
1 + a = 1
1 + a+ b+ . . .+ z = 1
i.e. disjunction of any number of variables takes a value of one even if
any of it's variables possesses value 1, in spite of other variables value.
3. Laws of idempotency (repetition, tautologies)
aa..a = a
a+ a+ . . .+ a = a
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Table 13.3. Boolean functions values
Boolean functions val-
ues subject to argu-
ments x and y.
Func-
tion
nota-
Function name Destination
or notation of
logical element
x 0 0 1 1 tion circuit
y 0 1 0 1
1 2 3 4 5 6 7 8 9
1 F0(x, y) 0 0 0 0 0 Constant zero Generator of ze-
ro
2 F1(x, y) 0 0 0 1 x ∧ y Conjunction,
logical multipli-
cation, AND
Conjunctor,
AND, ?
3 F2(x, y) 0 0 1 0 xςy Inhibition by x,
nonimplication
Inhibit circuit
4 F3(x, y) 0 0 1 1 X Variable x Repeater x
5 F4(x, y) 0 1 0 0 yςx Inhibition by y,
nonimplication
Inhibit circuit
6 F5(x, y) 0 1 0 1 y Variable y Repeater y
7 F6(x, y) 0 1 1 0 x⊕y Modulo sum 2,
logical inequiva-
lence
Congruence ad-
dition 2, Ì2
8 F7(x, y) 0 1 1 1 x ∨ y Disjunction, lo-
gical addition,
OR
Disjunctor, OR
9 F8(x, y) 1 0 0 0 x ↓ y
x ∨ y
Peirce function,
nondisjunction
Peirce element,
OR-NOT
10 F9(x, y) 1 0 0 1 x≡y Equivalence Equivalency
11 F10(x, y) 1 0 1 0 y Negation, inver-
sion of y
Invertor NOT
12 F11(x, y) 1 0 1 1 y→x Implication from
y to x
Implication ele-
ment
13 F12(x, y) 1 1 0 0 x¯ Negation, inver-
tion of
Invertor NOT
14 F13(x, y) 1 1 0 1 x→y Implication from
x to y
Implication ele-
ment
15 F14(x, y) 1 1 1 0 x/y Scheﬀer stroke,
conjunction
negation
Scheﬀer ele-
ment, AND-
NOT
16 F15(x, y) 1 1 1 1 1 Constant one Generator of one
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4. Laws of double inversion:
a¯ = a,
i.e. double inversion can be removed.
5. Laws of complementarity:
a) logical absurdity
aa¯ = 0,
i.e. conjunction of any variable and its inversion is 0.
b) law of excluded the third
a+ a¯ = 1,
i.e. disjunction of any variable and its inversion is 1.
6. Commutative law (law of displacement)
ab = ba
a+ b = b+ a
i.e. results of conjunction and disjunction operations don't depend on
sequence order of variables.
7. Associative (combinative) laws
a(bc) = (ab)c = abc
a+ (b+ c) = (a+ b) + c = a+ b+ c
i.e. writing conjunction or disjunction brackets can be omitted.
8. Distributive laws:
a) conjunction relatively to disjunction
a(b+ c) = ab+ ac;
b) disjunction relatively to conjunction
a+ bc = (a+ b)(a+ c).
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9. Absorption laws
a(a+ b) = a
a(b+ c)(a+ c) . . . (a+ w) = a
a+ ab = a
a+ ab+ ac+ . . .+ aw = a
a(a¯+ b) = ab
a = a¯b = a+ b
10. Laws of gluing (propagation)
ab+ ab¯ = a
(a+ b)(a+ b¯) = a
11. Laws of generalized gluing
ab+ a¯c+ bc = ab+ a¯c
(a+ b)(a¯+ c)(b+ c) = (a+ b)(a¯+ c)
(a+ b)(a¯+ c) = ac+ a¯b
12. De Morgan's laws (laws of inversion):
a) for two variables
ab = a¯+ b¯
i.e. inversion of conjunction is a disjunction of inversions;
a+ b = a¯b¯,
i.e. inversion of disjunction is a conjunction of inversions;
b) for n variables
abc . . . w = a¯+ b¯+ c¯+ . . .+ w¯
a+ b+ c+ . . .+ w = a¯b¯c¯ . . . w¯
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13. Expansion theorem
F (a, b, . . . , w) = aF (1, b, . . . , w) + a¯F (0, b, . . . , w)
F (a, b, . . . , w) = [a+ F (0, b, . . . , w)]× [a¯+ F (1, b, . . . , w)]
aF (a, a¯, b, c, . . . , w) = aF (1, 0, b, c, . . . , w)
a¯F (a, a¯, b, c, . . . , w) = a¯F (0, 1, b, c, . . . , w)
a+ F (a, a¯, b, c, . . . , w) = a+ F (1, 0, b, c, . . . , w)
a¯+ F (a, a¯, b, c, . . . , w) = a¯+ F (0, 1, b, c, . . . , w)
13.3. Forms of logical functions and their application
for synthesis of logic circuits
Dependence of initial variables yi deﬁned by a set of input variables
xn−1, . . . x1x0 with the help of logical algebra operations is named logic
algebra function. There are 2n diﬀerent values for n-bit binary code.
Function is called completely deﬁned, if 2n of its values are given. If some
values are not given, function is called partially deﬁned or incompletely
deﬁned.
It is known sometimes, that appearance of some input codes is impossi-
ble due to operation conditions of device and therefore values of function
of logic algebra are not given on these codes. So-called facultative or op-
tional values of function appear at that, which can be arbitrary speciﬁed.
Input codes for which logic function takes facultative values are called
prohibited (illegal).
For description of logical algebra functions diﬀerent methods can be used.
The main are describing functions in verbal form, as truth tables, alge-
braic expressions, sequence of decimal numbers and cubical complexes
as well.
Verbal description of functions of logical algebra. Verbal description is
mostly used for primary, initial description of logic device behavior.
Example. Logical function of three variables is equal to one, if at least
two input variables are equal to one.
Description of functions of logical algebra in the form of a truth ta-
ble. Table which contains all possible combinations of input variables
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xn−1, . . . x1x0 and corresponding to them values of output variables yi
is called truth table or combinational table. In general, truth table con-
sists of 2n lines. Example. Compose truth table for functions of logical
algebra (look table 13.4 from previous example).
Table 13.4. Truth table of three-variable logic function
x2 x1 x0 y
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 1
1 1 0 1
1 1 1 1
Description of functions of logical algebra in the form of algebraic ex-
pression. Logic algebra allows build composite functions, arguments of
which are functions of other binary arguments. Operation of substitution
of some function argument by other, simpler functions is named super-
position of function. Multiple use of superposition principle allows get
functions with preferred number of arguments.
Elementary conjunction is got by a conjunction of ﬁnite set of logical
variables and their inversions.
Example: P (x, y, z) = xyz¯.
Elementary disjunction is got by a disjunction of ﬁnite set of logical
variables and their inversions.
Example: P (x, y, z) = x+ y + z¯.
The number of variables in elementary conjunction (disjunction) is
named its lengths and deﬁnes its rank.
Example: P (x, y, z, w) = x+ y + z¯ + w is a disjunction of fourth rank.
Minterm is a function, which takes a unit value at one of all possible
sets of arguments and maxterm is a function vanishing at one of all
possible sets and a unit value at all other. Algebraically minterm is a
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conjunction of arguments and maxterm is a disjunction of arguments. If
binary system is used and the number of arguments is n, than number
of minterms or maxterms is N = 2n.
Disjunction of any number of elementary conjunctions is called disjunc-
tive norm form (DNF).
Example: a+ bc+ a¯bc+ ab¯c¯
Conjunction of any number of elementary disjunctions is called conjunc-
tive norm form (CNF).
Example: a(a+ b)(b¯+ c)(a¯+ b+ c¯)
Normal forms of logical functions are normally called canonical. Logi-
cal function, which is given by any canonical expression, can be directly
turned into normal disjunctive (or conjunctive) form. For that, it is re-
quired to:
1. express all operations through operations of conjunction, disjunc-
tion and inversions;
2. get rid of inversion over the whole expressions, turning to the form,
which have inversions only of single variables;
3. open the brackets with the help of law of distributivity;
4. reduce conjunctions (disjunctions) to elementary.
If logical formula contains a set of elementary conjunctions of one rank
connected by disjunction, then such a form of representation is called
perfect disjunctive normal form (PDNF). Formulation rule of PDNF
function of n arguments succeeds in the next.
1. Compose elementary disjunctions (minterms) for each set of binary
variables, at which function takes unit value.
2. Write down variables, set as one in a truth table into elementary
disjunction, being non-inverted, and set as zero in a truth table,
being inverted.
3. Join elementary conjunctions by disjunction sign.
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Perfect conjunctive normal form (PCNF) of logical function is a common
name of its expression, when it has elementary disjunctions of similar
rank connected by conjunction. Formation rule of PCNF function of n
arguments succeeds in the next.
1. Compose elementary disjunctions (maxterms) for each set of binary
variables, at which function equal to zero.
2. Write down variables, set as zero in a truth table into elementary
disjunction, being non-inverted, and set as one in a truth table,
being inverted. Obtained sums are called constituents of zero.
3. Join elementary disjunctions by conjunction sign.
Example. Suggest function is set by a truth table F (x2, x1, x0) (look
table 13.5) and its PDNF and PCNF must be formed.
Table 13.5. Truth table of function F(x2, x1, x0)
Argument value Function PDNF PCNF
x2 x1 x0 value minterm maxterm
0 0 0 0  x2 + x1 + x0
0 0 1 1 x¯2x¯1x0 
0 1 0 1 x¯2x1x¯0 
0 1 1 0  x2 + x¯1 + x¯0
1 0 0 1 x2x¯1x¯0 
1 0 1 0  x¯2 + x1 + x¯0
1 1 0 0  x¯2 + x¯1 + x0
1 1 1 1 x2x1x0 
Using table ﬁnd that function F gets unit value under four sets of argu-
ments, therefore function F in PDNF will be composed by logical sum
of four minterms:
F (x2, x1, x0) = x¯2x¯1x0 + x¯2x1x¯0 + x2x¯1x¯0 + x2x1x0
Function F(x2, x1, x0) in PCNF vanishes under four sets of arguments
and will be composed by logical combination of four maxterms:
F (x2, x1, x0) = (x2+ x1+ x0)(x2+ x¯1+ x¯0)(x¯2+ x1+ x¯0)(x¯2+ x¯1+ x0)
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PCNF is used more rarely, than PDNF in the process of logical expres-
sions conversion. Received formulas of function, if use no conversions,
can be used for synthesis schematic circuits of logical devices. Thus for
realization of F (x2, x1, x0) in PDNF scheme from Fig. 13.1 can be used.
Fig. 13.1. Realization of function F (x0, x1, x2)
From any DNF we can turn to PDNF function with the help of equivalent
conversions. Such a conversion is called development. For that, we are
required to:
 insert rejected variables into every conjunction by multiplying it
by an equivalency as a+ a¯ = 1, where a is an missing variable.
 open the brackets using a commutative law (ab = ba);
 get rid of repeated conjunctions using law of idempotency (a+a=a).
Example: Let DNF function has view:
F = ab¯c+ ac¯.
Using described above rule of conversion to PDNF we will get:
F = ab¯c+ ac¯(b+ b¯) = ab¯c+ abc¯+ ab¯c¯.
Transition from CNF to PCNF is realized similarly to DNF to PDNF
transition. For that, it is required to:
 insert missing variables into every disjunction using law of contra-
diction aa¯ = 0 ( is a missing variable);
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 provide conversions using second law of distributivity a + bc =
= (a+ b)( + ) and commutative law a+ b = b+ a;
 get rid of repeated disjunctions using law of idempotency aa = a).
Example. CNF development of form:
F = (a+ b)(b¯+ c)(a¯+ c¯)
It can be provided in PCNF in such a way:
F = (a+ b+ 0)(b¯+ c+ 0)(a¯+ c¯+ 0) =
= (a+ b+ cc¯)(b¯+ c+ aa¯)(a¯+ c¯+ bb¯) =
= (a+ b+ c)(b¯+ c+ a)(a¯+ c¯+ b)(a+ b+ c¯)(b¯+ c+ a¯)(a¯+ c¯+ b¯)
Description of logical algebra functions in the form of decimal numbers
sequence.
Sometimes functions of logical algebra are set in the form of decimal
numbers sequence for shortening of expression. At that, decimal equiv-
alents of binary codes of corresponding constituents of unity or zero are
written successively.
Example. Write function F (x2, x1, x0) from the previous example in the
form of sequence of numbers.
Solution. In PDNF ﬁrst constituent "one" responds to binary code 001.
Decimal equivalent of this code is equal to 1. Other constituents are
written similarly.
F (x2, x1, x0) =
∑
(1, 2, 4, 7) = ∨(1, 2, 4, 7).
F (x2, x1, x0) =
∏
(0, 3, 5, 6) = ∧(0, 3, 5, 6).
Cubic complex. The basis of cubic form is presentation of each set of input
variables as n-dimensional vector. Nodes of these vectors geometrically
can be represented as corners of n-dimensional cube. Marking by points
the ends of vectors, for which function is equal to one, get geometrical
presentation of function in cubic form.
Example. Function Z(x2, x1, x0) =
∑
(3, 4, 5, 6, 7) is given. Make geo-
metrical presentation in the form of cube [27].
Graphical solution of the task is given in Fig. 13.2. Sets of variables
disposed on the ends of the cube edges diﬀer by only one variable and
are usually called neighboring.
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Each cube corner where function is equal to one is called zero cube (0-
cube). 0-cube is written as a sequence of input variables which formed
it, i.e. by a code corresponding to constituent of one. Set of zero cubes
forms zero cubic complex K0.
Fig. 13.2. Geometrical representation of function
If two zero cube of cubic complex K0 diﬀer only by one coordinate (vari-
able), i.e. two sets of variables for which function equal to one, are neigh-
boring, then they make unit cube (1-cube). Geometrically it responds to
the edge of initial n-dimensional cube. 1-cube is written as a sequence
of common elements of its 0-cubes with the dash instead of distinct ele-
ments. Set of unit cubes forms elementary cubic complex K1.
Similarly, if two unit cubes diﬀer only by one coordinate (variable) they
form binary cube (2-cube). Geometrically it responds to the edge of ele-
mentary n-dimensional cube. 2-cube is written as a sequence of common
elements of its 1-cubes with the dash instead of distinct elements. Set of
binary cubes forms binary cubic complex K2, and so on.
Number of distinct coordinates i.e. number of dashes in its expression,
deﬁnes dimension of cube (its rank). Combination of cubical complexes
K0,K1, . . . ,Km for n-variable function of logical algebra forms its cubic
complex
K(z) = ∨(K0,K1, . . . ,Km) . . .
Example. Write cubic complexes for logic function
Z(x2, x1, x0) =
∑
(3, 4, 5, 6, 7)
Solution. Zero cubic complex contains ﬁve terms by number of function
constituents of unit.
K0 = (011, 100, 101, 110, 111).
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Comparing written 0-cubes we can see that the 1-st and 5-th cubes
diﬀer only by ﬁrst term. Therefore, they form 1-cube of type  11 (see
Fig. 13.3 à). Similarly, the 2-nd and 3-d 0-cubes form 1-cube 10-etc. Unit
cubic complex of given function will be:
K0 = (−11, 10−, 1− 1, 11−, 1− 1).
Similarly, binary cubic complex, which contains one 2-cube can be got
(look Fig. 13.3 b).
K2 = (1−−)
a b
Fig. 13.3. Cubic complexes: a  elementary; b  binary.
13.4. Logical elements and schemes. Duality
principle
In accordance with the list of logical operations, three main logical el-
ements (LE) are distinguished: AND, OR, NOT. Conventional graphic
notations of these LE are shown in Fig. 13.4.
Number of inputs of elements AND, OR can be arbitrary, but element
NOT always has only one input.
Comparing operations AND and OR we can notice that we will get pos-
tulates, deﬁning operation OR, if in conditions which deﬁne operation
AND values of all variables and function itself to replace by their inver-
sion and logical multiplication sign  by logical addition:
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AND OR NOT
Fig. 13.4. Conventional graphic symbols of logical elements
if x1 · x0 = y, then x¯1 + x¯0 = y¯,
if x1 + x0 = y, then x¯1 · x¯0 = y¯.
This property of interconversion of postulates of logical addition and
multiplication operations is called duality principle.
Two functions of logical algebra are called dual, if one ﬂows out of another
replacing each conjunction operation by operation of disjunction and vice
versa. Principle of duality is stated as follows: if functions F1 and F2
are equipotent then functions F1∗ and F2∗ are equipotent to them.
Example: for function F (a, b) = ab+ a¯b function
F ∗(a, b) = (a+ b)(a¯+ b) is dual one
Dual function forms have to be diﬀered from inverse functions ﬂowing
out from initial, by their inverting. At that, not only all operations are
replaced by dual but all variables are replaced by their inversions as well.
Example: for function F (a, b) = ab+ a¯b an inverse one is function
F¯ (a, b) = ab+ a¯b = (a¯+ b¯)(a+ b¯).
An important practical consequence is the fact that when writing log-
ical expressions and making logical schemes we can manage with on-
ly two logical operations, e.g. with operations AND and NOT or with
OR and NOT.
Set of LE, which allows implement logical scheme of an arbitrary com-
plexity, is called functionally complete system. Thus, systems of two ele-
ments AND and NOT, OR and NOT as well as system of three elements
AND, OR, NOT are functionally complete. In practice LE combining
functions of elements of mentioned above functionally complete systems
have the most wide application. These are AND-NOT, OR-NOT ele-
ments (see Fig. 13.5), either of each form functionally complete system.
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AND-NOT OR-NOT
Fig. 13.5. Pictorial symbol of logical elements AND-NOT, OR-NOT
Consider realization of operations AND, OR and NOT on the OR-NOT
elements. In compliance with the principle of duality if x1 · x0 = z, then
x¯1+x¯0 = z¯. By inverting the left and right parts of the ﬁrst expression we
receive x¯1x¯0 = z¯ = x1x0, i.e. logical operation AND can be replaced by
operations OR and NOT. In Fig. 13.6 we can see examples of realization
of main logical operations with the help of OR-NOT elements only.
Fig. 13.6. Realization of logical operations AND, OR, NOT based on
elements 2OR-NOT
Similarly, realization of main logical operations with the help of only
AND-NOT elements can be shown (Figure 13.7).
13.5. Classiﬁcation of logical devices
Logical devices can be classiﬁed on the base of diﬀerent attributes. By
method of input-output (of information), logical devices are divided on
sequential, parallel and sequential  parallel.
Device is sequential if input variables enter the input and output vari-
ables are read from output not simultaneously but in sequence, digit by
digit.
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Fig. 13.7. Realization of logical operations on the base of elements
2AND-NOT
Device is parallel if all digits of input variables enter the input and all
digits of output variables are read from output simultaneously.
In sequential-parallel, devices input and output variables are set in dif-
ferent conﬁgurations. Variables enter the input sequentially symbol by
symbol and are read simultaneously from output or vice versa.
All the logical devices are divided on two classes by operating principle:
combinational and sequential.
Combinational devices or memoryless automaton are logical devices, out-
put signals of which are uniquely deﬁned by combination of variables
acting only at the moment on the input and are not dependent on the
values of variables acting earlier.
Sequential devices or automatons with memory are logical devices, out-
put signals of which are deﬁned not by combination of variables acting
only at the moment on the input but also by whole sequence of input
variables acting at previous moments.
Combinatory scheme can be given as m − k-pole element (Fig. 13.8).
Input word (input alphabet) of combinatory scheme is given by a set of
symbols M = (m1m2 . . .mi), and output word (output alphabet) takes
values from output symbols K = (k1k2 . . . kj) . . .
At a discrete moment of time, set of output signals is explicitly deﬁned
by a set of input signals entered at the same moment. A number of input
signals, number of output signals, logical formula or the truth table can
characterize combinational scheme. For control of combinatory scheme
275
In
pu
t w
or
d
O
ut
pu
t w
or
d
CS
CS
Memory
Fig. 13.8. Combinatory scheme Fig. 13.9. Full automaton
operation, clock control signals are introduced so that a new set of signals
may enter after completion of transient processes.
If not internal state of combinatorial scheme but only input signals'
change inﬂuences the output signals, such a scheme is called memoryless
automaton or primitive automaton.
If not only set of input signals inﬂuences the set of initial signals K but
internal state of combinational scheme as well, then such a scheme is
called an automaton with memory or full automaton. Automaton with
memory is given by three sets of variables: M ;K;Q, where Q is a set of
variables, which represent an internal state of scheme (Fig. 13.9).
In the most full automaton schemes integration of combinational ele-
ments allows make device which output signals are directly dependent
not on input signals but only on combination of input signals and internal
state of automaton at the moment of signals arrival on the input.
Therefore, a set of input signals, set of corresponding internal states
with set of output signals are shown for characterization of automaton
operation. In addition, the condition of all sets of signals' division by
time intervals is obligatory. An automaton internal state before an input
signal Q0 arrival, an automaton internal state at the moment of change
caused by input signal Qt and automaton internal state after new change
of input signal Qt+1 are specially stipulated.
There are two types of automatons. Automation, an output variable
of which depends on internal state and on input variable in any cycle
is called Mealy automaton and is given by equation Kj = f(Qi,Mi).
Automaton, an output variable of which depends only on internal state
at the moment ti in ti's cycle is called Moore automaton and is given by
equation Kj = f(Qi).
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13.6. Logic elements of digital device, their
comparative characteristic
The digital device is a device, intended for reception, processing and
output of digital information. Any digital device with any purpose and
measure of complexity is carried out on discrete elements, which include
the integrated circuits of a diﬀerent integration scale. Regardless of func-
tional assignment of elements, their circuitry realizations own a sequence
of common parameters and characteristics, which determine their work
in static and dynamic modes [35].
The digital device elements are the least functional parts, into which
the device is divided at its logical designing and technical realization.
Since the least functional parts of the digital device are considered car-
rying out the simplest logical or auxiliary functions, one can say, that the
digital device elements are the electronic circuits, which represent some
ensemble of correspondingly connected components, and carry out one or
several elementary logical or auxiliary operations. Components of digital
devices' elements are the integrated circuits of a diﬀerent scale of inte-
gration, transistors and diodes of a diﬀerent type, resistors, capacitors
and inductors.
The elements of digital devices are usually developed and output as sys-
tems or families (lines), which include their diﬀerent modiﬁcations. Phys-
ically, complete system of elements is a system, which contains special
elements, providing an opportunity of construction of control circuits,
memory devices and communication circuits; elements, which provide op-
eration of digital devices' electromechanical units of relay type, switches,
mechanisms of punching, printing etc., and also circuits of diﬀerent dig-
ital device units' communication with input-output devices; indication
elements of information states of digital device units and clock signals'
generators [8, 32, 33].
Technically complete system of elements is a system, which meets the
requirements of functional and physical completeness.
Functionally complete system of elements is a system, which allows to
realize any, complex functions of switching by a superposition of the
elementary functions, which are carried out by elements of the given
family.
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The device, carrying out one of the tasks of Boolean functions realiza-
tion, storing the information, conversion, formation and ampliﬁcation of
signals is named an element of digital circuitry. All kinds of digital de-
vice elements can be divided into three groups: logical, functional and
auxiliary (Fig. 13.10).
The device realizing only one Boolean function refers to as logic element.
Such elements are called one-functional as distinct from functional ele-
ments, which realize a few Boolean functions. Several logic elements can
be used in a functional element. Memory elements are used in devices,
which store the data and programs as digital codes.
The amplifying-forming elements transform nonstandard signals in dif-
ferent circles of digital devices up to logic elements levels, which process
them. Besides, they are sometimes used for increase of output capability
of logic elements etc. The special elements include in their structure sig-
nal generators, level converter, galvanic decoupling elements and others
. . .
The logic elements of digital devices determine in many respects func-
tionalities of the last, their constructive realization, manufacturability,
reliability etc. The logic elements are released by an industry as the lines
(families), which include the wide circuits' nomenclature with a diﬀerent
degree of complexity. Nevertheless, in each line so-called base circuit is
allocated which substantially determines static and dynamic parameters
of the majority of other circuits of the given lines.
By coding procedure, binary variable of digital devices elements are di-
vided into pulse, dynamic, potential, pulse-potential and phase.
"1" is represented in pulse elements by presence of voltage or current
electrical pulse, and "0" is represented by deﬁciency of the appropriate
pulse.
"1" is represented in dynamic elements by a pulse burst or potential
restoring in a necessary period, and "0" is represented by deﬁciency of
pulses (or conversely).
Input and initial binary variable in potential elements are coded by elec-
trical potential diﬀerent value. A conception of positive and negative
logic, which displays the accepted way of binary variable coding of con-
crete element line, is frequently applied to potential elements. Positive
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logic is understood as coding "1" by high potential and "0" by low po-
tential, and as negative logic  coding "1" by low potential, coding "0"
 by high potential.
Both potential levels and electrical pulses can be supplied on elements'
inputs in pulse-potential elements, the output signals, as a rule, having
pulse character. Distribution of signals on pulse and potential is condi-
tional. The signal type is accepted to determine through cycle duration,
depending on frequency of the digital device clock oscillator. The pulse
signal is a signal with less duration than that of a cycle. The potential
signal is a signal which duration is not less than cycle.
In phase elements, the signals as a sinusoidal voltage are applied, and
value "1" and "0" of binary variables are coded by a phase of a sinusoidal
voltage concerning a reference voltage. The phase principle of coding
binary variables is applied, as a rule, in analog-digital type devices.
The way of coding the information determines not only speciﬁcity of con-
struction of this or that elements system, but also its general parameters.
For example, the potential elements are foremost by power dissipation
level, and pulse elements occupy the last; the potential-pulse elements
take an intermediate place. With microelectronic logic circuits develop-
ment, the potential elements are widely used because of complexity of
constructing circuits on pulse elements, which require transformers and
capacitors in a number of cases.
In the pulse circuits at increasing speed of operation, signals' synchro-
nization becomes complicated, as their displacement in time can result
in their false operation. There are no special signals form's conversions
in the circuits on potential elements, the coding is based on leveling, and
there are no severe requirements to synchronization, which in general
predetermines their high reliability.
The elements can be classiﬁed by parameters, depending on realization
of logic functions, output capacity, and speed of operation or delay time,
operating cutoﬀ, interference immunity and power consumption. The
integrated circuits are divided into devices of high and superhigh speed
depending on signal delay time.
Some types of the circuits can be separated in accordance with basic
elements types of electronic switches, where the most widespread are
the following:
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1. transistor-transistor logic (TTL);
2. emitter-coupled logic (ECL); 3. injection integrated logic (I2L);
4. structures metal  oxide-semiconductor of p-type (p-MOS);
5. structure metal  oxide-semiconductor of n-type (n-MOS);
6. complementary MOS structure (CMOS);
7. dynamic MOS structure.
Elder types of circuitry such as resistor-transistor logic (RTL) and diode-
transistor logic (DTL) practically are not applied in microprocessor sys-
tems.
The logic circuits produced on a diﬀerent design-manufacturing basis,
considerably diﬀer by their characteristics, even if they realize identical
functions. Any of the speciﬁed circuitry types has its advantages. For
instance, ECL diﬀers by its speed of operation, though some variation
of TTL approach to it on this parameter. Both p-MOS, and n-MOS
logics are widely applied in microprocessors, and CMOS circuitry uses
the advantage, if it is important to reduce power consumption.
Dynamic MOS structure are used for construction of various memory
devices; they have simple organization, in which the logic state is de-
termined by a charge of capacity internally inherent for a logic element.
I2L is applied in the integrated circuits.
13.7. Methods of minimization of Boolean functions
Logical scheme, which realizes given algorithm of signals conversion, may
be synthesized directly by expression, represented as PDNF or PCNF.
Nevertheless, acquired scheme, is not optimal as a rule, from the point of
view of its practical realization. That is why the initial logical function
is usually minimized.
The purpose of logical function's minimization is reduction of its tech-
nical realization cost. Criterion, according to which the minimization is
made, far from having a single meaning and depends both on the task
type and on the technological level.
The main requirements to synthesis task: minimal number of elemen-
tary conjunctions or disconjunctions in logical formula and homogeneity
of used operations. Only for minimization's demands, a number of re-
strictions and conditions on elemental base are set for synthesized device.
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Method of direct conversions.
Direct simpliﬁcation of given as PDNF logical function is made in next
way [10]:
1. For each of possible pairs of PDNF nearby constituents a full glu-
ing operation is applied. At that, a single variable is excluded from
them. Then the similar terms are reduced. The process has to be
repeated until in the ﬁnal expression it will be no more conjunc-
tions, which are diﬀerent from each other with one variable values.
A gained in this way form is called normal contracted form. Con-
junctions, which are a part of normal contracted form, are called
prime implicants. Only one contracted form corresponds to each
logical function.
2. When applying to contracted form operation of generalized gluing,
unnecessary conjunctions (implicants) are removed. Gained in re-
sult of series of such conversions form, that denies further gluings,
is called irredundant form of logical function. It can be a number
of irredundant forms for a single function.
3. Gained irredundant form may occasionally appear to be minimal.
Minimal form is irredundant form of minimal length. Generally,
ﬁnding minimal form requires surplus of irredundant forms, which
allows ﬁnd one or several minimal forms of logical function.
For given function, represented as PCNF, minimization by method of
direct simpliﬁcation is realized in such way:
1. Firstly, operation of full gluing to be applied to each member of
PCNF.
2. Using distributive law, the brackets to be opened in gained expres-
sion.
3. The similar terms to be reduced, and the operation of absorption
to be applied.
4. Gained in such way DNF to be minimized in aforesaid order.
Example. Find minimal form of function, given by PCNF:
F (a, b, c) = ab¯c+ a¯b¯c+ a¯b¯c¯+ a¯bc¯+ abc¯ = abc
Applying operation of full gluing to combination of each constituent with
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all nearby, and reducing similar terms, we gain normal contracted form:
F (a, b, c) = a¯b¯+ b¯c+ ac+ ab+ bc¯+ a¯c¯
Applying operation of full gluing to implicants is possible in several vari-
ants. One of next irredundant forms matches to each of them.
F1(a, b, c) = ac+ b¯c+ bc¯+ a¯c¯;
F2(a, b, c) = ac+ bc¯+ a¯b¯;
F3(a, b, c) = b¯c+ ab+ a¯c¯.
Obviously, that two minimal normal forms F1(a, b, c) and F3(a, b, c)
match to analyzed function.
13.8. Karnaugh method
Veiche diagram method, improved by Karnaugh, is used when number
of arguments is less then 5-6 [23,26]. Karnaugh maps are a graphic ex-
pression of truth tables. Each combination of variables may set up a
correspondence to a cell of Karnaugh map. A function value (0 or 1) is
written into cell at that, for given combination of input variables. Input
variables are situated on the external side of the map opposite to its
lines and column. At that, value of each of input variable corresponds
to whole line or column and equal to 1, if the value of this variable is
staying in bracket opposite to the line (column), value of this variable is
equal to 0 for other lines or columns.
Each of input variables divides Karnaugh map in two equal parts in its
own way, variable value is equal to 1 in one of them, for other it is equal
to 0. A speciﬁed combination of all input variables corresponds to each
cell of map, and each side of map represents a border between two values
of variables. A number of Karnaugh map cell is determined by quantity
2n, where n - is input variables number.
Example. For a function of three variables F (a, b, c), represented by truth
table (Table 13.6), Karnaugh's map is shown in Fig. 13.10.
Karnaugh map for a logical function, given as an algebraic expression,
can be composed in the next way:
 Karnaugh map is constructed and variables are placed by number of
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Fig. 13.10. Karnaugh map for function of three variables
Table 13.6. Value of function F (a, b, c)
a b c F (a, b, c)
0 0 0 1
0 0 1 0
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 1
1 1 0 0
1 1 1 1
variables, included in a given function expression; given algebraic expres-
sion is reduced to PDNF;
 there is corresponding cell (with the same set of variables) in Karnaugh
map for each component of PDNF unit constituent, in which 1 is written
with 0 being written into other cells.
Properties of Karnaugh map:
1. Combinations of variables' values for nearby cells of Karnaugh
map, are diﬀered only in one variable's value. When transferring
from one cell to neighbor one, value of only one variable is changed
always from its direct value to inversion and vice versa.
2. The Karnaugh map leftmost cells with rightmost and topmost with
bottommost are nearby ones (as if the maps were rolled up in a
cylinders horizontally and vertically).
All cells, that are diﬀerent only by one variable value, are nearby, though
they are not sometimes placed side by side (for function of ﬁve or more
variables).
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RESUME
It is necessary to understand It should be memorized
1. The systems of notation divide
into positions and non-positional
according to the method of num-
ber representation by means of the
numbers.
2. The position systems of nota-
tion can be diﬀered depending on a
base: decimal, octal, hexadecimal,
binary.
3. The digital devices use elements
with two ﬁrm states only, and bi-
nary system gives the distribution
for presentation and treatment of
information.
4. The function of logical algebra is
dependence of initial variables ex-
pressed through the complex of in-
put variables by means of the op-
erations of logical algebra.
5. Diﬀerent methods can be used
for description of functions of log-
ical algebra: verbal form, truth
tables, algebraic expressions, se-
quence of decimal numerals.
6. It is possible to convert direct-
ly the logical function that set by
any analytical expression, into the
normal, disjunctive or conjunctive
form.
7. By principle of action all logi-
cal devices divide into two classes
 combinational and sequential.
1. Any position system of notation
with the base q can be given as a
polynomial
A(q) = rnqn + rn−1qn−1 + . . .+
+r1q1 + r0q0 + r−1q−1,
A(q)  in the position system of no-
tation with the basis of q;
i.ri  coeﬃcient;
n  exponent and index.
2. Rules of converting from decimal
system into any position system of
notation and rules of reverse con-
verting.
3. Basic laws of logical algebra.
4. For the n-bit binary code of
xn−1, . . . , x1x0 there are 2n diﬀer-
ent values of functions of logical al-
gebra.
5. For determination of the N -
ﬁnite number of functions, formula
N = 22
n is used.
6. Rules of formation of the per-
fect disjunctive normalized form
and perfect conjunctive normal-
ized form of presentation of logical
function.
7. Rules of conclusion and property
of Karnaugh maps.
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RESUME
8. Reduction of cost of its technical
realization is the purpose of mini-
mization of logical function.
9. Karnaugh maps are the graph-
ic image of truth tables where the
deﬁnite cell of map can conform
every combination of variables.
It is needed to be able:
1. Convert from decimal notation into any position system of notation
and execute reverse conversion.
2. Describe the functions of logical algebra in diﬀerent ways.
3. Apply the basic laws of logical algebra for conversion of algebraic
expressions and minimization of FAL.
4. Apply Karnaugh-Veich method for minimization of FAL.
13.9. Tasks for current testing
13.9.1. Questions for monitoring
XWhat is the diﬀerence between position system of notation
and non-position one?
X How conversion of number from one system of notation in-
to other is carried out, with a greater base; with a less base?
X What functions of logical algebra are named fully and
partially deﬁnite? What is the optional value of function and
illegal code?
X What do the theorems of Boolean algebra represent? For-
mulate De Morgan theorems, absorptions and agglutinations.
X Point the basic operations of Boolean algebra. How are
they described by means of truth tables and of algebraic ex-
pressions?
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X What formula does ﬁnite number of functions determine
for two arguments of the two-digit system?
X What functions are set by the formulas of x ↓ y, x/y,
x→ y, x⊕ y?
X Make an example of description of function of logical alge-
bra in a verbal form; as truth table; as algebraic expression;
in the disjunctive and conjunctive normalized forms.
X Conclude truth table for conjunction of three logical vari-
ables.
X What is the exponent of a function?
X Point classiﬁcation of logical devices by the method of
introduction-removing of variables; by principle of action.
X What does purpose and principles of minimization of log-
ical devices consist in?
XWhat does minimization FAL consist in by means of Kar-
naugh maps?
X Present Karnaugh maps for the function of two, three, four
and ﬁve variable.
X What does minimization of underdetermined FAL consist
in?
13.9.2. Problems for independent and individual solution
X Convert the numbers 251, 469, 347, 534, 678 given in dec-
imal notation into binary and then into hexadecimal system
of notation
X(10) →?(2) →?(16)
X Convert the numbers 753, 669, 347, 547, 901 given in deci-
mal notation into binary, octal and then into the hexadecimal
system of notation
X(10) →?(2)
X(10) →?(8)
X(10) →?(16)
X Simplify logical functions, using axioms and identities of
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logical algebra:
a)F = x¯1 · x2 + x1 · x2
b)F = x1(x¯1 + x2) + x2(x¯2 + x3) + x3
c)F = x¯1 · x¯2 + x1 · x¯2
d)F = x1 · x2 + x¯1 · x3 + x2 · x¯4
e)F = x¯1 · x¯2 · x3 + x¯1 · x2 · x3
f)F = x1 · x2 + x¯1 · x¯2 + x1 · x2
g)F = x¯+ 1 · x¯2 + x1x¯2 + x1x2 + x2x3
h)F = (x1 + x2) · (x1 + x¯2) · (x¯1 + x2)
i)F = x¯1 · x2 · x¯3 + x¯1 · x2 · x3 + x1 · x2 · x¯3 + x1 · x2 · x3
Answer: a)F = x2; b)F = x1 · x2 + x3; c)F = x¯2;
d)F = x¯1 + x¯2 + x¯4 = x1x2x4; e)F = x¯1 · x3; f)F = x¯1 + x¯2;
g)F = x1 + x¯2 + x3; h)F = x1 · x2; i)F = x2
X Write down the functions set by truth tables (Table 1), in
DDNF.
X Write down the functions set by truth tables, in DCNF.
Table 1.
a b c F1 F2 F3 F4 F5
0 0 0 0 0 0 0 1
0 0 1 0 1 1 1 1
0 1 0 0 0 0 1 0
0 1 1 1 0 1 0 1
1 0 0 0 1 0 0 0
1 0 1 1 0 0 1 1
1 1 0 1 0 1 0 0
1 1 1 1 0 1 0 1
X Convert with the purpose of simpliﬁcation the contact
chart represented in Fig. a.
Solution.
Let's write the structural formula of the set scheme:
f = (a+ b)[x(a+ y) + x¯(a+ c) + (y + z)z¯a] =
= a[x(a+ y) + x¯(a+ c) + (y + z)z¯a]+
+b[x(a+ y) + x¯(a+ c) + (y + z)z¯a].
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Fig. a.
Fig. b.
On the basis of theorem:
xf(x, x¯, y, z, . . . , w) = xf(1, 0, y, z, . . . , w),
we have
f = a[x(1 + y) + x¯(1 + c) + (y + z)z¯ · 1]+
+b[x(a+ y) + x¯(a+ c) + (y + z)z¯a].
From a review on, that 1 + x = 1, we get:
f = a[x+ x¯+ (y + z)z¯] + b[x(a+ y) + x¯(a+ c) + (y + z)z¯a].
and further, as x+ x¯ = 1,
f = a[1 + (y + z)z¯] + b[x(a+ y) + x¯(a+ c) + (y + z)z¯a] =
a+ b[x(a+ y) + x¯(a+ c) + (y + z)z¯a].
On the basis of theorem x + f(x, x¯, y, z, . . . , w) = x +
f(0, 1, y, z, . . . , w)
f = a+ b[x(0 + y) + x¯(0 + c) + (y + z)z¯ · 0] = a+ b[xy + x¯c].
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The scheme represented in Fig. b accords to the given struc-
tural formula.
X Convert with the purpose of simpliﬁcation the contact
chart represented in Fig. a.
Answer: F = y + xb.
X Minimize the functions set in a table form after the single
value of function: a) b) c)
Answer: a)F = x1x¯4 + x¯3 · x¯4 + x¯1 · x¯2 · x¯3; b)F = x¯3 · x¯4;
c)F = x¯3 · x4 + x¯1 · x3 · x¯4.
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CHAPTER 14. COMBINATIONAL
CIRCUITS
14.1. Steps of logic circuit constructing
If developer has a marginal experience in circuit construction (synthesis),
he may be recommended such sequence of operations.
Step 1. Truth tabulation. Explanation of operation through conceptu-
al level in a form of phrases set of conventional language is the most
complicated, but often practically met way of a circuit construction.
The complexity of the step is connected with a fact, that the problem
is described with the help of informal terms, which allow its ambigu-
ous treatise. Primary intent of the step is formalization of a problem,
in-service of which magnitude of function for every combination of ar-
gument should be thought over. Result of the step  truth table. This
problem is one, which ambiguous treatise is impossible. If only table be-
comes too bulky due to a great deal of variables or if function is simple
and its sense is clear, step can be started directly from analytical law
writing.
Step 2. If function is deﬁned not for all the sets of arguments, the table
ambiguity has to be wiped. In case of little number of undeﬁned magni-
tudes, a few variants should be considered. If the number of undeﬁned
magnitudes or arguments is large, then possibly function will have to be
deﬁned by all zeros or unities to decrease the number of PDNF members
of direct function or its inversion.
Step 3. To compose PDNF, using fully deﬁned table. If we consider a
few variants or if a function inversion is realized better, a few variants
of PDNF will participate in further work.
Step 4. To minimize PDNF by all accessible means. The decisiveness is
needed to stop search of better variant (which possibly may not exist).
Step 5. To realize founded disjunctive forms on a logical basis of a given
line of elements. Try variants of realization using AND-OR-NOT, AND-
NOT, OR-NOT.
Step 6. To evaluate dual variant of a logical circuit, keeping in mind
changing of number of input and output invertors.
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Step 7. To try to ﬁnd such function decomposition, every fragment of
obtained development to depend on less number of arguments than ref-
erence function. To try to carry that out by diﬀerent means.
Step 8. From variants at steps 5, 6 and 7 choose one, which is the most
suitable in respect to the set aim.
Usually as gaining experience, enumerated steps become mutually per-
meate to each other, some steps are missed at all and more and more
assessments become to be done very quickly, almost intuitively.
14.2. Synthesis of logic devices in a speciﬁed basis
Usually functionally full LE system, which is realized by all three logical
operations: OR, AND, NOT, isn't used for logic devices construction. In
practice to reduce element nomenclature, the functionally full element
system is used, which includes only two elements, which execute AND-
NOT and OR-NOT operations or even only one of them. Moreover,
the number of inputs of these elements is usually given. Therefore, the
problem of logic devices synthesis at a predetermined LE basis is of great
practical signiﬁcance.
Before proceed directly to synthesis of logical devices at a predetermined
LE basis, make up a table (Table 14.1), where possible forms of repre-
senting output signals of elements 2AND-NOT and 2OR-NOT are placed
under the assumption that logical variables x1 and x0 are supplied on
their inputs.
Table 14.1. Notation of main logical operations
Element Symbolic notation of Formulation of
an operation an output signal
2AND-NOT x1|x0 x1x0;
(Sheﬀer stroke) x¯1 + x¯0;
2OR-NOT x1 ↓ x0 x1 + x0;
(Peirce function) x¯1 · x¯0;
In terms of a given table, any FAL can be written in a required LE basis.
Two technical tricks are used here: double inversion of initial expression
or its part and De Morgan's theorems application.
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By means of mentioned methods, the function will be brought to a view,
which contains operations of logic multiplication and inversion, if FAL is
needed to be brought to LE AND-NOT basis. Then it rewrites by means
of symbolic notation of AND-NOT operation. Similar action is done on
FAL conversing to basis LE OR-NOT. In this case, only operations of
logical addition and inversion are left in expression.
Example. Given FAL z(x) = x3x0 + (x¯3x2x¯0)(x¯2 + x¯1). Bring to LE
AND-NOT and OR- NOT basis.
Solution. Basis LE AND-NOT:
z(x) = x3x0 + (x¯3x2x¯0)(x¯2 + x1) = x3x0 · (x¯3x2x¯0) (x¯2 + x1) =
= x3x0 · x¯3x2x¯0 · x2x¯1 = (x3|x0)|((x¯3|x2|x¯0)|(x2|x¯1)).
Basis LE OR-NOT:
z(x) = x3x0 + (x¯3x2x¯0)(x¯2 + x1) = x¯3 + x¯0 + x¯3x2x¯0 + x¯2 + x1 =
= x¯3 + x¯0 + x3 + x¯2 + x0 + x¯2 + x1 =
= (x¯3 ↓ x¯0) ↓ ((x3 ↓ x¯2 ↓ x0) ↓ (x¯2 ↓ x1)).
14.3. Multiplexers and demultiplexers
Multiplexer is CC (combinational circuit) having m + 2m inputs and
one output, m  number of address input, 2m  number of data inputs
of multiplexer. Addresses are presented in binary code and are assigned
number j. To every address with j number responds its data input AJ ,
from which signal at given address goes to output. Traditional usage of
multiplexers lies in controlled data transmission from few input channels
to one output channel.
Every of input channels by turns is connected to output one, under the
control of address signal. Thus, multiplexer executes function:
f =
2m−1∨
j=0
AjKj(v), (14.1)
v = (x1, . . . , xm), xp  address signals; p = 1, 2, . . . ,m; Aj  input data
signals of multiplexer.
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Multiplexer's inputs are divided into two groups: data (information) and
control (address). Schematic circuit of four-channel multiplexer, which
has two address inputs x1 and x2 is shown in Fig. 14.1 a.
At present industry delivers lines of integrated circuits, consisting of mul-
tiplexers having number of address inputs m=2, 3 and 4, moreover at
number of address inputsm = 2 double four-channel (2m = 4) multiplex-
ers are produced, the number of input data signals of which 2m+2m = 8
(these multiplexers have two outputs and address with number j man-
ages with two data signals AJ and BJ). Pictorial symbol of double four-
channel multiplexer with strobing is shown in Fig. 14.2 (IC 155ÊÏ2).
a b c
Fig. 14.1. a  double selector-multiplexer 4-1 Ê155ÊÏ2;
b  selector-multiplexer for 8 channels Ê155ÊÏ7;
c  for 16 channels Ê155ÊÏ1
Given multiplexer executes functions:
f1 = V1
3∨
j=0
AjKj(v) f2 = V2
3∨
j=0
DjKj(v)
where v = (x1, x2); V¯1 and V¯2  strobing inputs. Strobing inputs are
used for construction of commutators with k · 2m data inputs (k=2,
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Fig. 14.2. Four-channel multiplexer
3, 4, . . . ) on the base of 2m  channel multiplexers. 16-channel com-
mutator, realized on 8-channel multiplexers (ICs 155ÊÏ7) is shown in
Fig. 14.3. Given commutator executes function: f = 15∨
j=0
DjKj(v), where
v = (x1, x2, x3, x4), i.e. strobing input V¯ is applied as auxiliary address
input x1.
Fig. 14.3. 16-channel multiplexer, built on two 8-channel
selectors-multiplexers Ê155ÊÏ7
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Integrated circuit Ê155ÊÏ1 is a 16-channel strobing multiplexer
(selector-multiplexer). By means of mentioned principle 32-channel mul-
tiplexer can be executed out of two Ê155ÊÏ1 integrated circuits. To
obtain a 64-channel multiplexer it should be used four integrated cir-
cuits Ê155ÊÏ1 and LE AND-NOT, which has four inputs, and inputs
V¯ control is necessary to realize by inverse unitary code with four bits. It
is convenient to use four-channel decoder-demultiplexer Ê155ÈÄ4 under
mode decoder to obtain the mentioned code. In this case there will be
code combinations of four bits 1101, 1011 è 0111 on inputs fi, (u=0, 1,
2, 3), depending on magnitudes of address signals x1 and x2, i.e. inverse
unitary code by four signals.
Multiplexers can be executed on the base of bidirectional analogue
switches. Such multiplexers are produced in IC families with CMÎS
structure, for example, K564ÊÏ1  is double four-channel multiplexer
and Ê564ÊÏ2  eight-channel multiplexer. In mentioned multiplexers
when strobing signal magnitude V = 1, the high output impedance is
set, which allows joining multiplexers' outputs with the help of "wired
OR" when building commutators with data inputs number k ·2m, where
k=2, 3,. . . , 16, (circuit of 16-channel commutator is similar to circuit
in Fig. 14.4, except lack of AND-NOT and multiplexers having joined
together with direct outputs).
Fig. 14.4. a  double 4-channel multiplexer Ê564ÊÏ1;
b  8-channel multiplexer Ê564ÊÏ2
While data transmitting through the common channel with time divi-
sion, not only multiplexers are needed but also devices of reverse purpose,
which allot data from one channel among some data receivers. Demulti-
plexers fulﬁll inverse to multiplexers function, i.e. make commutation of
one input information input signal to 2m outputs, where  number of
address inputs. Multiplexers realized on the base of bilateral analogue
switches (564ÊÏ1 and 564ÊÏ2 for example) can execute functions of
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multiplexers as well. Construction of "1→ 4" multiplexer on AND ele-
ments is shown in Fig. 14.5. The multiplexer operation is described by
logic expressions
fi = xmi; i = 0, 2n − 1,
where mi  are minterms of variables.
Multiplexer is denoted by DMX letters on symbolic notations. Term
"data selector" is used in respect to multiplexers and demultiplexers.
a b
Fig. 14.5. Realization of circuit (à) and symbolic notation (b) of multiplexer
14.4. Decoders, decoders-multiplexers and coders
Decoders (decoders) and coders (coders) belong to code converters. Con-
cept encoding (ciphering) is connected with data compression, decoding
(deciphering)  with inverse conversion.
DC and CD letters are used in symbolic notation of decoders and coders
respectively.
CC having n inputs and 2n outputs and realizing at each output function,
representing minterm of n variables Fi(v),where v = (x1, . . . , xn); xs 
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input signals (s = 1, 2, . . . , ), u = 0, 1, 2, . . . , 2n−1, is called full decoder.
Signal equal to one on one output only responses to every combination of
input signals magnitudes in full decoder. In other words, only one of cir-
cuits is activated on output depending on input code. Schematic circuit
of decoder having two inputs s x1 and x2 and realizing four minterms
F0, F1, F2 and F3 (decoder 2×4) is shown in Fig. 14.6 a. Pictorial symbol
of mentioned decoder is shown in Fig. 14.6 b. Weights of input signals x1
and x2, which combinations are considered as binary numbers are shown
at the left ﬁeld. Unitary only on output signal, the number of which is
indicated in the right ﬁeld, responses to every input binary number.
Decoders can be non-full, i.e. realizing the m < 2n number of minterms.
Such decoders are used for example, to convert binary-decimal code to
code, which is meant for decimal indicator (decoders 4(10) control. Pic-
torial symbol of 4× 10 decoder (ICs Ê155ÈÄ1 and Ê564ÈÄ1) is shown
in Fig. 14.7. Integrated circuit 155ÈÄ1 is intended for high-voltage dec-
imal indicator (lamps with cold cathode and number system from 0 to
9) control.
a b
Fig. 14.6. 2× 4 decoder
Decoders are code converters, converting binary and binary-decimal code
to unitary code. 2n digits represent a unitary code of binary n-bit num-
ber, only one of them equal to one.
From mentioned above it's seen that decoder realizes a special case of
demultiplexer. It means, that the decoder scheme may be obtained from
demultiplexer's scheme by means of eliminating of data input and ad-
dress inputs usage as data ones. This is a single-step scheme.
An application of decoder few logical structures was applied while de-
veloping IC. They are diﬀered mainly by operating speed and number of
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Fig. 14.7. 4× 10 Decoder (IC Ê155ÈÄ1)
used elementary LE.
A single-step or parallel decoder is the fastest and the most complicated
one. If some conditional unit of hardware is needed for realization of
processing of one input logic signal, the number of such hardware units
for n-digit decoder is deﬁned by expression: N = n · 2n.
If the circuit design simplicity is a basic demand while developing, the
other decoder's structures are applied, for example, decoders of pyrami-
dal structure or multi-step decoders. However, structure simpliﬁcation
involves speed decreasing.
The idea of construction of pyramidal decoder is based on the fact, that
all the combinations of n-bit code are to be repeated twice respectively
to magnitudes of the (n+1)-th bit 0 and 1 for obtaining of n-bit decoder.
Circuit realization of mentioned principle by example of 3-bit input code
conversion is shown in Fig. 14.10, where circuit of 2-digit parallel decoder
is allocated by dashed line. The given decoder is simpler than single-step
with respect to number of necessary elementary LE. The numbers of con-
ditional hardware units, required for realization of mentioned principle
for n-digit decoder is:
N = 2 · 2n + (n− 1) · 2n−1 (14.2)
Described principle can be used a few times at high digit capacity of in-
put code. Multi-step structures are used for more reduction of decoder's
circuit. However repeating n-bit code variables' combinations is gener-
ated not for one bit, but for another n-bit code. The realization of given
principle by example of 4-bit code decoder is shown in Fig. 14.9. In this
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Fig. 14.8. Scheme of pyramidal decoder
case, N = 2 · 2n + 2 · (n2 ) · 2
n
2 of conditional hardware units are needed
for decoder construction.
Fig. 14.9. Scheme of multi-step decoder
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The advantages of two last structures are discovered under increasing of
digit capacity of input code. These structures are of wide application at
memory IC constructing. Thus, 2.097 · 107 of conditional hardware units
are needed for designing of decoder of 20-bit input code (used on memory
IC of capacity 1 MB constructing). 1.20 · 107 conditional hardware units
will be required under single usage of principle of pyramidal decoder
constructing, and 2.118 · 106  of the same units under single usage of
principle of multistage decoder.
The strobing (gating) operation is often assumed in decoders, which
allows yield output signals only at some speciﬁed intervals. Strobing
can be realized introducing auxiliary input in parallel to data inputs to
every element of decoder or blocking of all the elements through one of
the input circuits(Fig. 14.10 b).
a b
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Fig. 14.10. The ways of decoder's strobing
In a latter case, the nulls are artiﬁcially formed in circuits of direct and
inverse variable magnitude under zero magnitude of strobing signal, pro-
viding availability at least of one zero in number of input magnitudes
for every decoder's element. Here all outputs are resulted in zero magni-
tudes, as any variable in direct or inverse form enters all the elements of
decoder. The normal way of variable transmission to inputs of decoder
is being restored under the unit magnitude of strobing signal.
Mentioned variants may be called input and output strobing.
The settling time of output signal is
tsettl = max(t10del, t
01
del),
as the disturbance signal appears at one output and disappears at an-
other one in view of changing decoder state.
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On output strobing, delay relatively enable signal start is tsettl = t01del,
and on input strobing it is
tsettl = 2tdel + t01del.
Load created by decoder on the signals' source is calculated with taking
into account each variable presence on every element input in direct or
inverse form, both forms being used equally. Thus, number of inputs
Kd = 2n−1 will be connected to signal's sources.
One-step decoder is the fastest one, but its realization is a bit compli-
cated at great digit capacity of input word, since demands application of
logical elements with great number of inputs (n+ 1 for output strobing
variants) and is accompanied with great load on input signals' sources.
Decoders for a little number of inputs, conditioned by possibilities of
applied IC family elements, are usually executed as one-step.
The opportunity of decoders executing in one IC package contents it-
self with great number of external terminals, consisting mostly of data
outputs. If arguments inversions are generated inside decoder's circuit,
ﬁve inputs decoder has not less than 40 external terminals (5 inputs, 32
outputs, strobing input, supply and common terminal chains).
Appearance of decoders with little number of digits in the form of MSI
put a question about their application as means for decoders of great
digit capacity construction, which rises saving on instrument costs. Every
required decoder can be executed by pyramidal structure. At that, input
word is divided into ﬁelds, digit of which responses to number of inputs
of available MSI decoders and then pyramidal structure is executed from
MSI.
Three inputs decoders for (Ê555ÈÄ7), double two inputs decoders
(Ê155ÈÄ4), and special decoders for indication devices etc. are in ÒÒL
lines. Three inputs decoders are in 100 and K500 etc. families.
Circuit of decoding word of six bits on three inputs decoders with strob-
ing (Fig. 14.11) consists of nine equal IÑ. Common strobing is fulﬁlled
per input C of the ﬁrst decoder (zero signals are produced at all the
ﬁrst decoder outputs at C=0, therefore zero will be produced on all
the outputs of the second circle decoders). Three high-order bits of in-
put word enter the ﬁrst decoder inputs, which magnitude under C=1
deﬁnes a number of activated bus on output, triggering one of the sec-
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ond stage decoder by its strobing input. Chosen in this way decoder
deciphers three word's low-order bits. For example, for 111011=59 word
deciphering there is a code 111 on the ﬁrst circle decoder output, this
code activates its seventh' output and triggers DC 9. 011 code functions
on the input of DC 9 decoder, thus unity will appear on its third output,
i.e. on the 59-th output, that is necessary.
Part of input sets in non-full decoders is nonworking (not used). This
fact can be considered as ability of decoder simpliﬁcation  any outputs'
magnitude can response to nonworking sets.
Decoders-demultiplexers are constructed on the base of full decoders,
executing functions fi = CKi(v), where v = (x1, . . . , xn), u =
0, 1, 2, . . . , 2n− 1, i.e. the auxiliary input C is used, which signal is sup-
plied into all the LE AND of full decoder (Fig. 14.11).
Integrated circuit Ê155ÈÄÇ is a decoder-demultiplexer (Fig. 14.15) ex-
ecuting functions
fi = cic2ki(x1x2x3x4), (14.3)
(u = 0, 1, 2, . . . , 15) i.e. given decoder-demultiplexer is a commutator
transmitting signal C¯1C¯2 to one of 16 outputs depending on signal mag-
nitudes on four address inputs 1, 2, 4 and 8. Under C¯1 = C¯2 ≡ 0 inte-
grated circuit 155ÈÄÇ executes functions of 4x16 decoder with inverse
outputs. Weights of input signals xd(p = 1, 2, 3, 4) are pointed out at
left upper ﬁeld (Fig. 14.13), magnitude combinations of which are con-
sidered as binary numbers. Signal "0" on output only, which number
indicated in the right ﬁeld coincides with binary number, corresponds to
every input binary number under c¯1 = c¯2 = 0.
Using of two auxiliary C¯1 and C¯2 inputs allows quite simply build 32-
channel decoder-demultiplexer and 64-channel decoder with inverse out-
puts (decoder 6x64). Scheme of 32-channel decoder-demultiplexer, built
on the base of two decoders-demultiplexers (IC 155ÈÄÇ) is shown in
Fig. 14.14. Inputs C¯2 in this scheme are used as ﬁfth address input, hav-
ing weight 16 and commutated for 32 channel signal C¯ is supplied into
C¯1 input, i.e. circuit executes following functions:
fi = CKi(v) (14.4)
fj = fi+16 = CKi+16(v) (14.5)
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Strobe
Fig. 14.11. Digit capacity growth circuit of decoder
where v = (x1, x2, x3, x4, x5); u = 0, 1, 2 . . . , 15.
The given scheme is a 5x32 decoder with inverse outputs under C¯ ≡ 0.
Four integrated circuits 155ÈÄÇ are necessary to use for 6x64 decoder
construction, all the auxiliary inputs of mentioned ICs C¯1 and C¯2 are
to be address inputs (one of four combinations from direct and inverse
signals c¯1 and c¯2 has to be supplied to inputs c¯1 and c¯2 of each integrated
circuits, all the four combinations being used).
Double 4-channel decoders-demultiplexers are also fabricated in the
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Fig. 14.12. Four-channel decoder-demultiplexer
Fig. 14.13. 16-channel decoder  demultiplexer Ê155ÈÄ3
form of integrated circuits, for example IC Ê155ÈÄ4 (Fig. 14.15 à).
Given integrated circuit execute functions fi = C1C2Ki(v) and φi =
= W1W2Ki(v), where v = (x1, x2); = 0, 1, 2, 3. Double 2 × 4 de-
coder with inverse inputs is obtained under C¯1 = W¯1 = W¯2 ≡ 0
and C2 ≡ 0. If C¯1 = W¯1 = w¯2 = C¯ and C2 = W¯2 = x1 where in-
puts C2 and W¯2 are used as third address input, we obtain 8-channel
decoder-demultiplexer (Fig. 14.15 b) executing functions fi = CKi(v)
and fi = fi+4 = CKi+4(v), where v = (x1, 2, 3); = 0, 1, 2, 3. Given
circuit is a 3× 8 decoder with inverse outputs under c¯ ≡ 0.
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Fig. 14.14. 32-channel decoder-demultiplexer built on Ê155ÈÄ3 ICs
a b
Fig. 14.15. Double 4-channel decoder-demultiplexer Ê155ÈÄ4 (à) and
8-channel decoder-demultiplexer, built on ICs Ê155ÈÄ4 (b)
Coders execute inverse to decoders function, i.e. convert unitary code to
binary binary-decimal code.
Double coders convert "1 from N" code to a binary code, i.e. execute
micro-operation inverse to decoders' micro-operation. Under fault of one
of decoder input circuits, the word is formed at its outputs, represent-
ing the number of activated circuit. Full binary coder has 2n inputs and
outputs. One of the main coder applications is data entry from keyboard
when decimal number key pressing has to lead to transmission of given
number binary code (tetrad of binary-decimal code) into device. It is
needed non-full coder "10-4" in this case, at example of which princi-
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ples of coders' construction to be considered. Table 14.2 presents coder
functioning.
Table 14.2. Truth table of coder functioning
Activated input Output
a3 a2 a1 a0
F0 0 0 0 0
F1 0 0 0 1
F2 0 0 1 0
F3 0 0 1 1
F4 0 1 0 0
F5 0 1 0 1
F6 0 1 1 0
F7 0 1 1 1
F8 1 0 0 0
F9 1 0 0 1
It follows from the table, that:
a0 = F1 ∨ F3 ∨ F5 ∨ F7 ∨ F9; a1 = F2 ∨ F3 ∨ F6 ∨ F7;
a2 = F4 ∨ F5 ∨ F6 ∨ F7; a3 = F8 ∨ F9;
The obtained expressions should be expressed via AND-NOT operation
for coder realization on ÒÒL elements. Thus;
a0 = F¯1F¯3F¯5F¯7F¯9; a1 = F¯2F¯3F¯6F¯7; a2 = F¯4F¯5F¯6F¯7; a3 = F¯8F¯9;
Coder shown in Fig. 14.8 is built on the base of given expressions
14.5. Adders, comparators
Adder (summer) is a combinational logical device intended for realizing
addition of numbers presented in a view of binary code.
Adders are one of main components of logic-arithmetic devices. Term
"adder" includes a wide spectrum of devices from the simplest logi-
cal circuit to complex digital modules. Arithmetic addition of numbers
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Fig. 14.16. Circuit of coder 10-4
presented in a binary form is common for all these devices. Adders' clas-
siﬁcation can be done by diﬀerent features.
There are half-adders, single-digit adders and multi-digit adders accord-
ing to number of terminals.
Device intended for single-bit codes adding, having two inputs and two
outputs and forming from input signals the ones of sum and carry into
high-order digit, is called half-adder.
Device intended for single-bit codes adding, having three inputs and two
outputs and forming from input summand signals and the ones of carry
from low-order, the signals of sum and carry into high-order digit, is
called the single-digit adder.
Device intended for two multi-bit codes adding, forming sum code and
carry signal on output if adding result can't be presented by code with
similar to summand's code digit capacity is called multi-digit adder.
In turn, the multi-digit adders are divided into serial and parallel ones.
The adding operation is done sequentially, bit-by-bit beginning from
the low-order digit, in serial adders. Input codes' digits are summed
simultaneously in parallel adders.
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There are combinational adders  devices, which have not their own
memory and store adders with own internal memory, storing results of
completed operation. At that, every following summand is added to a
magnitude, device has possessed.
There are synchronous and asynchronous adders as for clocking mode.
Two codes adding execution time is always constant at synchronous
adders and does not depend on codes type. Operation execution time
depends on summands' view at asynchronous adders. Thus at the end
of adding execution the special ending signal has to be produced.
There are binary, binary-decimal and other types of adders depending
on the numerical system used.
At ﬁrst, obtain the functions describing operation of two single-bits bina-
ry codes 1, and 0 arithmetic adding. Its execution algorithm is explained
by truth table (Table 14.3). The adding result (sum) is shown in column
s and the magnitude obtained by carrying s to high-order digit is shown
in column p. Much attention should be paid to the diﬀerence between
results of logical and arithmetic adding. This diﬀerence does not allow
applying OR element for arithmetic adding and requires the specialized
device development.
Table 14.3. Truth table of single-bit binary codes adding.
x1 x0 s p
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
Carry signal magnitude equal to one in the last line of the Table 14.3
means the result obtained after arithmetic adding operation can't be pre-
sented by binary code, which digit capacity is equal to summands' words
capacity in this case. The word having one digit more than summands'
codes is necessary for result presentation.
It is easy to write down system of logic algebra functions describing
arithmetic adding operation algorithm by using of given table.
The logic elements AND and exclusive OR (XOR) are necessary for its
technical realization (Fig. 14.17).
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a b
Fig. 14.17. Half-adder and its symbolic notation
Consider the ways of executing arithmetic operations addition and sub-
traction with the help of CC only for integer binary numbers, which
considerably simpliﬁes their synthesis method presentation. Let's de-
note integer positive n-bit binary numbers via X = (xn, . . . , x1) and
Y = (yn, . . . , y1), where xn and yn  are high-order digits, and any sign
numbers  by the same letters with accent. Thus, obtain: X ′ = ±X,
Y ′ = ±Y, |X ′| = X, |Y ′| = Y . CC executing addition and subtraction
operations are called combinational adders as X − Y = X + (−Y ).
Operation of positive binary numbers adding is deﬁned by convention of
binary arithmetic:
1. carry magnitude zp+1 to (p+ 1) digit is equal to 1, if two or three
magnitudes with xp, yp and zp are equal to 1, where xp and yp 
are bits of numbers X and Y , and zp  carry from (p− 1) bit;
2. p-th bit magnitude sp of sum of X and Y numbers is equal to 1, if
odd number of magnitudes xp, yp and zp is equal to 1.
Explain these rules for clearness by example:
6 5 4 3 2 1  bit numbers,
32 26 8 4 2 1  bit weights,
+ 0 1 1 0 0 1 ∼ X = 25
+ 0 1 1 1 0 1 ∼ Y = 29
1 1 0 0 1 0 ∼ Z carry,
1 1 0 1 1 0 ∼ S = 54 sum.
Carry magnitude to the ﬁrst bit is always equal to 0, i.e. z ≡ 0. If a digit
grid (net) isn't overloaded, than carry to (n+ 1)-th bit doesn't happen
(zn+1 = 0) when adding. Subtraction and addition both of positive and
negative numbers is necessary to do in common case.
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Truth table (Table 14.4), which describes functioning law of a single-
digit binary adder, is constructed based on the rule of positive numbers
adding, formulated above.
Table 14.3. Truth table of single-bit binary codes adding.
i xp yp zp sp zp+1
0 0 0 0 0 0
1 0 0 1 1 0
2 0 1 0 1 0
3 0 1 1 0 1
4 1 0 0 1 0
5 1 0 1 0 1
6 1 1 0 0 1
7 1 1 1 1 1
It is seen from Vetch diagram for sp and zp+1 (Fig. 14.18) functions,
that:
sp = xp ⊕ yp ⊕ zp,
zp+1 = xpyp ∨ xpzp ∨ ypzp,
zp+1 = xpyp · xpzp · ypzp,
 (14.7)
CÑ executed accordingly obtained functions' forms sp and zp+1 is shown
in Fig. 14.18.
Fig. 14.18. Synthesis of
single-digit binary adder
Fig. 14.19. Scheme of single-digit
binary adder
n single-digit adders are to be used for two n-bit numbers X and
Y adding. The adder for three-bit numbers X(3, x2, x1) and Y =
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= (y3, y2, y1) is shown in Fig. 14.22. One-digit  (Ê155ÈÌ1), two-digit
 (Ê155ÈÌ2) and four-digit (Ê155ÈÌÇ, Ê564ÈÌ1) binary adders are
produced at present as integrated circuits.
Fig. 14.20. Scheme of three-digit binary adder
The decimal adders are applied if numbers X ′ and Y ′ are presented in
decimal numeration system and it is undesirable to introduce decimal
to binary numbers' conversion. In that case, independent conversion of
every decimal number into code with excess 3 should be used. That is
easier to realize than whole decimal number converting into binary code.
Comparators. Combinational logical device intended for comparison of
numbers, presented in view of binary codes is called digital comparator.
Comparators (devises of codes comparing) execute micro-operation of
deﬁning relation between two words. The number of comparator's inputs
is deﬁned by digit capacity of compared codes.
The main relations may be considered "it equals to" and "more". Other
relations can be deﬁned via main. Thus, words' inequality feature can
be obtained as negation of equality feature (FA 6=B = F¯A=B), relation
"less" can be obtained by means of replacing of arguments in function
FA>B (FA>B = FB>A), and unstrict inequalities  correspondingly by
formulas:
FA≥B = FA=B ∨ FA>B = F¯B>A;
FA≤B = FA=B ∨ FA<B = F¯B>A.
Relations are widely used as logical conditions in microprograms and in
devices of computer control and diagnostics as well.
Equality comparison devices are based on bit-by-bit operations at similar
bits of both words. Digits equality feature r has unit value, if nulls or
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unities are located at both bits, i.e.:
r = xy ∨ x¯ y¯ = xy¯ ∨ x¯y = x⊕ y = x¯⊕ y = x⊕ y¯.
If all bits are equal, words equality feature R takes an unit value, i.e.:
R = rn−1rn−2 . . . r0.
Combinational circuit realizing function R(v), where v = (x1, . . . , xn,
y1, . . . , yn), which equals to 1 only if xp = yp for all = 1, 2, . . . , n, is
called equivalence code circuit. Only if xp ⊕ y¯p = 1, the bits xp and yp
are equal, therefore function:
R(v) =
n∏
p=1
(xp ⊕ y¯p) =
n∨
p=1
(xp ⊕ yp), (14.8)
receive magnitude "1" only under pairwise equality of all similar digit
codes. Two circuits realizing function R(v) and built for n = 4 on the
base of obtained expression are shown in Fig. 14.21 à, b.
a b
Fig. 14.21. Four-bit code equivalence circuit
Consider construction of scheme of binary numbers comparison. Sup-
pose two n-bit numbers X and Y are preset. Introduce their symbolic
notations: X = (xn, . . . , x1), Y = (yn, . . . , y1), where xn and yn  are
high-order digits. Relation between numbers X and Y is described by
functions: F (X > Y ) and F (X = Y ), or F (X < Y ) and F (X = Y ).
Relations between numbers at positional notations in which any high-
order digit's weight is more than that of low-order digit, may be deter-
mined based on sequential comparison of their similar digits. Numbers
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comparison can be realized beginning as from low-order digit so from
high-order one. The ﬁrst variant of numbers comparison is dominant,
as it assumes their digit capacity growth (from low-order digit to high-
order).
For describing schemes of binary numbers comparison, consider func-
tions:
fn = fn(X,Y ) =
{
0, ifX ≥ Y
1, ifX < Y
φn = φn(X,Y ) =
{
0, ifX 6= Y
1, ifX = Y ,
where X = (xn, . . . , x1), Y = (yn, . . . , y1), xn and yn  are high-order
digits. Comparison of numbers will be executed beginning from low-order
digit. It follows from given expressions that fnφn ≡ 0.
Table 14.5 presets functions f1 and φ1 for single-bit binary numbers X
and Y (n = 1). It follows from a table that functions:
f1 = x¯1y1, φ1 = x¯1 ⊕ y1.
Table 14.5. Truth table for functions f1 and φ1
x1 y1 f1 φ1
0 0 0 1
0 1 1 0
1 0 0 0
1 1 0 1
Suppose there are functions f1 and φ1 for low-order digits x1 and y1
and numbers are two-bit, i.e. X = (2, x1) and Y = (y2, y1). Compose a
truth table for functions f2 and φ2 having arguments f1, φ1, x2 and y2
(Table 14.6).
Functions magnitudes are not deﬁned in the lines with counts u=12,
13, 14, 15, as functions f1 and φ1 can't be equal to 1 simultaneously
(fnφn ≡ 0). Function f2 = 1 if x2 < y2 (number X high-order digit of
is less then that of number Y low-digit), and if f1 = 1 and x2 = y2 as
well. Function φ2 = 1 only if φ1 = 1 and x2 = y2. From Veitch diagram
(Fig. 14.22), built based on Table 14.6 follows
f2 = x¯2y2 ∨ f1(x¯2 ⊕ y2), φ2 = φ1(x¯2 ⊕ y2)
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(function f2 is presented not in minimal form).
Table 14.6. Truth table for functions f2 and φ2
i f1 φ1 x2 y2 f2 φ2
0 0 0 0 0 0 0
1 0 0 0 1 1 0
2 0 0 1 0 0 0
3 0 0 1 1 0 0
4 0 1 0 0 0 1
5 0 1 0 1 1 0
6 0 1 1 0 0 0
7 0 1 1 1 0 1
8 1 0 0 0 1 0
9 1 0 0 1 1 0
10 1 0 1 0 0 0
11 1 0 1 1 1 0
12 1 1 0 0  
13 1 1 0 1  
14 1 1 1 0  
15 1 1 1 1  
Fig. 14.22. Synthesis of binary numbers comparison circuit
If now to build the truth table for functions f3 and φ3 having arguments
f2, φ2, x3 and y3, it will have the same view as Table 14.6, i.e.:
f3 = x¯3y3 ∨ f2(x¯3 ⊕ y3), φ3 = φ2(x¯3 ⊕ y3).
The common recurrence formula outﬂows from given expressions:
fn = x¯nyn ∨ fn−1(x¯n ⊕ yn), φn = φn−1(x¯n ⊕ yn),
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magnitudes of f0 and φ0 are to be 0 or 1 in it. It ﬂows from given
recurrence formula, that:
f1 = x¯1y1 ∨ f0(x¯1 ⊕ y1), φ1 = φ0(x¯1 ⊕ y1)
φn = φ0
∏n
p=1(x¯p ⊕ yp).
As the common function's magnitude depends not only on numbers X
and Y magnitude, but on magnitudes f0 and φ0 as well, it would be
practical to introduce for them notation. Introduce also the function
into consideration:
gn(X,Y/f0, φ0) = fn(X,Y/f0) · φn(X,Y/φ0).
If f0 = 0, φ0 = 1 and n = 1, put into relationships then obtain
f1(X,Y/0) = x¯1y1, φ1(X,Y/1) = x¯1 ⊕ y1,
therefore
fn(X,Y/0) = F (X < Y ), φn(X,Y/1) = F (X = Y ),
gn(X,Y/0, 1) = F (X > Y ).
Inserting magnitudes f0 = φ0 = 1 and n = 1, obtain:
f1(X,Y/1) = x¯1y1 ∨ x¯1 ⊕ y1 = f1(X,Y/0) ∨ φ1(X,Y/1)
It outﬂows from given expressions, that:
f2(X,Y/1) = x¯1y1 ∨ [f1(X,Y/0) ∨ φ1(X,Y/1)](x¯2 ⊕ y2) =
= f2(X,Y/0) ∨ φ2(X,Y/1),
Therefore
fn(X,Y/1) = fn(X,Y/0) ∨ φn(X,Y/1) = F (X ≤ Y ),
gn(X,Y/1, 1) = F (X > Y ).
If φ0 = 0, function φn(X,Y/0) ≡ 0, therefore we may obtain:
gn(X,Y/f0, 0) = fn(X,Y/f0) =
{
F (X ≥ Y ), if f0 = 0
F (X > Y ), if f0 = 1
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Thus, following expressions take place:
fn(X,Y/f0) =
{
F (X < Y ), if f0 = 0
F (X ≤ Y ), if f0 = 1
φn(X,Y/φ0) =
{
0, ifφ0 = 0
F (X = Y ), ifφ0 = 1
gn(X,Y/f0, φ0) =
{
F (X ≥ Y ), if f0 = φ0 = 0
F (X > Y ), if f0 ∨ φ0 = 1
(14.9)
CC realizing functions f4(X,Y/f0) and φ4(X,Y/φ0) is shown in
Fig. 14.23, where every element executes elementary functions f1 and
φ1. The low operating speed is a lack of given CC, as signals x1 and y1
corresponded to low-order digits of compared numbers, are sequentially
passing through all the elements having ﬁnite speed of operation. The
simplicity of realizing functions f1 and φ1 is an advantage of this CC.
Fig. 14.23. Scheme of four-bit binary numbers' comparison
It is seen from given expressions combination of fn, φn and gn allows
realizing all relations between compared binary numbers. Schemes of
comparison of binary numbers are produced in a view of integrated cir-
cuits, for example Ê555ÑÏ1, Ê564ÈÏ2 (Fig. 14.26).
Integrated circuit Ê564ÈÏ2 executes functions fn(X,Y/f0),
φn(X,Y/φ0) and V gn(X,Y/f0, φ0). This systems of functions is
diﬀered from given system only by entering of strobe signal V for
permission and inhibit of comparisons like F (X ≥ Y ) under f0 = φ0 = 0
and F (X > Y ) under f0 ∨ φ0 = 1.
The scheme of comparison of eight-bit binary numbers completed on two
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a b
Fig. 14.24. Schemes of comparison of binary numbers
à  Ê555ÑÏ1; b  Ê564ÈÏ2
ICs Ê564ÈÏ2 is shown in Fig. 14.25. The scheme for comparison of 4 ·k-
bit numbers (k=3, 4, 5,. . . ) can be built by the same way. Functions'
strobing is performed by supplying V signal to V input of last integrated
circuit. Signal magnitude V = 0 or V = 1 can be supplied to all other
integrated circuits.
Fig. 14.25. Schemes of comparison of eight-bit binary numbers
The presence of f0, φ0 and V inputs allows to realize microprogram con-
trol by process of comparing numbers. It is obvious, that integrated
circuit Ê564ÈÏ2 may be used for comparing binary-decimal numbers as
well.
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RESUME
It is necessary to understand It should be memorized
1. Any logic function of any com-
plexity can be expressed with the
help of a set of NOT, AND, OR
functions.
2. The two technical methods are
used for function's logging in nec-
essary basis: double integration
and De-Morgan's theorem applica-
tion.
3. The functionally full system is
used on practice for functional de-
vices' construction with the object
of nomenclature decreasing. This
system contains only two elements
executing "OR-NOT" or "AND-
NOT" elements, or only one of
these elements.
4. Multiplexers, demultiplexers,
decipherers, ciphers, adders and
comparator units are combination-
al logic devices, the output signal
of which is explicitly deﬁned only
by operative at the input combina-
tion of variables.
1. The stages of combinational de-
vices' logic circuits synthesis.
2. The property of mutual con-
version of logic adding and multi-
plying postulates is called dualism
principle.
3. The functionally full circuit is a
set of logic elements, which allow
implement a logic circuit of any
complexity.
4. The combinational logic device
intended for controlled data trans-
mission from few data sources to
one output channel is called multi-
plexer.
5. The combinational logic device
intended for controlled data trans-
mission from one data source to
few output channels is called de-
multiplexer.
6. The combinational logic device
intended for number mapping from
binary numeration system to deci-
mal system is called decipherer.
7. The combinational logic device
intended for number mapping from
decimal numeration system to bi-
nary system is called cipher.
8. Adder is a combinational log-
ic device intended for arithmetical
adding operations of binary code
numbers.
9. Comparator is a combinational
logic device intended for compar-
ing of binary code numbers.
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It is needed to be able:
1. To transform a set of any algebra of logic functions at required basis.
2. To execute a combinational logic device's synthesis at required basis.
14.6. Tasks for current testing
14.6.1. Questions for monitoring
X Name the stages of logic circuit construction.
XWhat does the dualism principle mean? What is the prac-
tical signiﬁcance for logic devices' construction?
X What is the deﬁnition for functionally full circuit and LÅ
basis?
X Give a reference graphical symbol of LÅ AND, OR, NOT?
X Explain what tricks are used for algebra of logic function
logging at required basis.
X What are the assignment and functional chart of multi-
plexer and demultiplexer?
X Give a schematic circuit of 4-channel multiplexer and ex-
plain it's behavior.
X What decipherers are called full and what are called non-
full?
X Name the ways of decipherers' strobing.
X What are the assignment and functional chart of pyrami-
dal one-stage and multi-stage decipherers?
XWhat are the assignment and functional chart of a cipher?
X Give a schematic circuit of non-full decipherer 10-4.
X What combinational logic device is known as adder?
X How are the adders divided depending on strobing way
and calculate system?
XWrite down the FAL realizing the half-adding of single-bit
binary codes.
X What is the diﬀerence between half-adder and single-bit
adder?
X What is the assignment and logic circuit of digital com-
parator?
X What combinational circuit is called equivalence circuit?
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14.6.2. Problems for independent and individual solution
X Get circuit to realize function F = x¯1 + x2 + x1 + x2 at
AND-NOT elements.
X Assemble the functional chart of devices realiz-
ing logical functions at double-input elements OR-NOT:
a) F = x1 + x2 + x3; b) F = x¯1 · x¯2 · x¯3. Deﬁne the re-
quired number of elements.
X Assemble the functional chart of devices realizing
logical functions at double-input elements AND-NOT:
a) F = x1 + x2 + x3; b) F = x¯1 · x¯2 · x¯3. Deﬁne the re-
quired number of elements.
X Assemble the functional chart of devices realizing the fol-
lowing function F = x¯1+ x¯2+ x¯1 · x2 in various bases. Deﬁne
the required number of elements.
X Beget circuit to realize function f1(v), which is predeter-
mined by Karnaugh map (Fig. a) with the help of multiplex-
er 8-1.
1 1
1
111
1
1
1
0
0
0 0 0
00x3
x2
x4
x1
Fig. Synthesis of combinational circuits at multiplexer
X Beget circuit for realization of the following function with
the help of multiplexer 8-1:
F = x¯1x¯2x¯3 + x¯1x2x¯3 + x¯1x2x3 + x1x2x3 + x1x2x¯3.
X Beget circuit for realization of the following function with
the help of multiplexer 4-1:
F = x¯1x¯2x3 + x¯1x2x¯3 + x1x¯2x¯3.
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CHAPTER 15. TRIGGER ELEMENTS
15.1. Basic concepts. Classiﬁcation and overalls
Most of the digital devices combine functions of information processing
and storage. In arithmetical and logical devices triggers (ﬂip-ﬂops) are
used for information storage  these are devices with two stable output
states, which contain elementary memory cell and the control circuit.
The control circuit converts coming information into the combination of
signals, which act directly on the inputs of elementary memory cell.
The triggers are widely used in pulse formers, generators of single signals,
for the construction of prescalers (frequency dividers), counters, scaling
units, registers, summers (adders), in control devices etc.
Most families (lines) of integrated elements contain triggers of diﬀerent
types, including universal, therefore examined below are the simplest,
but also the most common types of triggers with examples of their prac-
tical application.
In number of cases, a creator needs new properties of triggers, which
are not characteristic for already existent ones that mean the necessity
of arbitrary trigger element development. Methodology of the develop-
ment of trigger elements on the base of canonical method of synthesis is
adduced in the chapter.
The canonical method of the structural synthesis in concern to trig-
gers allows turn their synthesis problem into the objective of structural
synthesis of combinational circuits. The result of canonical method of
structural synthesis is the system of logical equations, representing the
dependence of the output trigger signals and the functions of elementary
memory cells activation on the trigger inputs signals and the signals from
the elementary memory cells outputs.
The generalized scheme of the trigger device (further trigger or ﬂip-
ﬂop) can be represented like shown in Fig. 15.1, where x1, . . . , xn  are
the information inputs; C1, . . . , Cm  the inputs of synchronization, or
the clock inputs; V1, . . . , Vk − −control inputs; Sy, Ry  preset inputs;
S∗, R∗  information inputs of elementary memory cell; Q, Q¯  outputs.
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Switching inputs are used for external connections in programmable uni-
versal triggers. In real trigger circuits, some input signals and connec-
tions, shown in Fig. 15.1, may be absent, and in the simplest ﬂip-ﬂops,
there may be no control circuit.
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Fig. 15.1. Karnaugh map for RS-ﬂip-ﬂop
The functional notation of triggers and the rules of their description in
technical documentation are determined with State Standard 2.743-82.
The following notations are accepted for the information inputs: S (Set)
 input for the separate setting of ﬂip-ﬂop into condition "1" (Q=l,
Q¯=0); R (Reset)  input for the separate ﬂip-ﬂop setting into condition
"0" (Q=0, Q¯=1); T (Toggle)  complementing input of ﬂip-ﬂop; J (Jerk
 sudden switching on))  input for the separate ﬂip-ﬂop setting into
condition "1" in universal JK-ﬂip-ﬂop; (Kill  sudden switching oﬀ) 
input for the separate setting into condition "0" in universal JÊ-ﬂip-
ﬂop ; D (Delay, Drive)  information input for the setting of the ﬂip-ﬂop
into condition "0" or "1"; V (Valve  gate)  control permission input
for accept of information or clock signals; clock input (Clock  primary
source of synchronization signals) allows the control circuit to record the
information into the ﬂip-ﬂop.
The ﬂip-ﬂops can be classiﬁed by diﬀerent determinant characteristics.
By the method of organization of logical connections there are ﬂip-ﬂops
with separate setting of the states "0" and "1" (RS-ﬂip-ﬂops); with the
complementing input (T -ﬂip-ﬂop); universal with the separate setting
of the states "0" and "1" (JK-ﬂip-ﬂops); with the reception of infor-
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mation from one input (D-ﬂip-ﬂops); universal with controlled reception
of information from one input (DV-ﬂip-ﬂops); combined (for example,
RST-, JKRS-, DRS-ﬂip-ﬂops etc.); with complex input logic.
By the method of information record there are non-synchronized ﬂip-ﬂops
(asynchronous, non-clocked) and synchronized (synchronous, clocked).
By the method of synchronization there are ﬂip-ﬂops synchronous with
static control of the record and synchronous with dynamic control of the
record.
In synchronous ﬂip-ﬂops with static control of the record, the clock be-
gins to inﬂuence only when its level either increases to the level of "1", or
diminishes to the level of "0" according to the elemental base, at which
ﬂip-ﬂops were realized. The ﬂip-ﬂops, which state changes in the inter-
val of action of clock levels "1" or "0" are named ﬂip-ﬂops that work
by a level (level-sensitive), and ﬂip-ﬂops the state of which changes on
ending action of clock levels of "1" or "0" are named ﬂip-ﬂops with the
internal delay (latch). Information signals aﬀect the ﬂip-ﬂop only during
the action of the clock.
In synchronous ﬂip-ﬂops with dynamic control of the record, the informa-
tion enters at moment of the clock amplitude change in some direction
that is during the growth of its leading or trailing edge.
By the quantity of information inputs ﬂip-ﬂops can be with one input,
with two inputs and with many inputs. The ﬂip-ﬂops with one and
two inputs are mostly widespread. The quantity of information inputs
should not be mixed up with those of actual inputs at which the informa-
tion signals enter, because the really operating information input in the
structure of ﬂip-ﬂop can be a conjunction, disjunction or some function
of few logic variables operating on the information inputs, for example
J = J1J2J3; K = K1K2K3.
By the quantity of time inputs, there are single-step ﬂip-ﬂops, push-pull
(duple) or multi-stage. Sometimes double-step ﬂip-ﬂops can be related
to duple type (MS-circuits),however it is necessary to remember that the
basic purpose of the last ones is to obtain the eﬀect of temporary delay
of information signals in the structure of ﬂip-ﬂop, if it is impossible to
realize such eﬀect with the use of some physical methods, for example
by charging etc.
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By the type of output signal, ﬂip-ﬂops can be divided into static and
dynamic. Static ﬂip-ﬂops are the ones, which output signals in the stable
states, remain unchanging in time. Dynamic ﬂip-ﬂops are those, in which
output signals in the stable states change in time.
By the method of information storage there can be ﬂip-ﬂops with logical
and physical organization of memory. The ﬁrst are realized on logical
elements AND, OR, NOT, AND-NOT, OR-NOT, AND-OR-NOT etc,
the second are the elements of memory (data storage) devices using
non-linear properties of materials or nonlinear i−v characteristics of the
components.
By the method of information preservation, there are ﬂip-ﬂops with the
active preservation of information (an output information signal oper-
ates constantly); with the passive preservation of information (an output
information signal can be received by the special inquiring signal only).
By the organization of structure ﬂip-ﬂops can be divided on direct and
dual (ﬂip-ﬂops inverted to them), with a stable structure and pro-
grammable.
The division into direct and dual ﬂip-ﬂops is relative, and their mutual
inversion represents, for example, for a ﬂip-ﬂop with two inputs the fol-
lowing: the state of ﬂip-ﬂop at combinations of input signals 00 and 11
in inverse ﬂip-ﬂop changes to an opposite one, and at the connections of
10 and 01 remains unchanging. The ﬂip-ﬂop developed for positive logic,
will be dual to itself at negative logic. At positive logic the ﬂip-ﬂop made
in the AND-NOT basis, will be dual to the ﬂip-ﬂop that has the same
structure, but is made in the OR-NOT basis etc.
As ﬂip-ﬂops in the digital devices cooperate with other elements of the
circuit, except their functional purpose it is necessary to know their
circuitry parameters. Foremost to these parameters should be related the
parameters of logical elements on which the ﬂip-ﬂop is made on:Kintegr 
the coeﬃcient of integration by input; Kbranch  is the coeﬃcient of
branching by output; levels of "0" and "1", input and output currents
etc.
Unlike the logical elements the parameters of ﬂip-ﬂop are:
permitted ﬂip-ﬂop time, tperm.  the least interval of time between input
signals of minimal duration, which will cause uninterrupted switching
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of the ﬂip-ﬂop. It is obvious that tperm.depends on the meaning of the
words "uninterrupted switching of the ﬂip-ﬂop".
It's adopted, that ﬂip-ﬂop switches trouble free, if any value of the output
signal, caused by the operation order, has the duration, not less than the
average time of propagation delay tprop.del.av. of one logical element of
the scheme;
maximal frequency of ﬂip-ﬂop switching
fmax − 1/tperm. (15.1)
Since according to noted above, ﬂip-ﬂop output signals have the du-
ration tprop.del.av., under inﬂuence of input signals with the frequency
fmax; than taking into account a duration of leading and trailing edges,
we may conclude, that these output signals are insuﬃcient for the safe
information transfer into the logical circuits, as levels "1" and "0" are
not ﬁxed in this case. To ﬁx them it is accepted to decrease the frequency
fmax in 1.5 times and to count it as operating, i.e.
fop = fm/1, 5 (15.2)
(parameter fop is indicated in the registration certiﬁcate or in the tech-
nical speciﬁcations for the worth operating conditions);
minimal duration of the input signal
ti =
k∑
i=1
tprop.del.av. (15.3)
where kis the number of the elements in the circuit from the input of
information or clock signal to the input of the element, on which the
ﬂip-ﬂop ring of the feedback is locked;
delay time of ﬂip-ﬂop switching
tdel.sw. =
l∑
i=1
tprop.del.av. (15.4)
where l is the number of elements in the circuit from the input of infor-
mation or clock signal to the output of the element, on which the ﬂip-ﬂop
state is conﬁrmed.
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From the ti and tdel.sw. deﬁnitions follows:
l = k + 1. (15.5)
The unity in (15.5) characterizes the delay of propagation of one of the
logical elements, on which the ﬂip-ﬂop elementary memory cell is carried
out.
Aggregate of the parameters fop, ti and tdel.sw. deﬁnes speed of the ﬂip-
ﬂops and ﬁnally the digital devices speed of operation, built on their
base.
Flip-ﬂops are the elementary sequential automatons and are character-
ized with:
number of information inputs is no more than three (most of realized
ﬂip-ﬂop circuits has no more than two inputs);
number of internal states for ﬂip-ﬂop information user is equal to two,
that corresponds to one internal variable, which is accepted to designate
as Q;
number of the output variables y no more than one, the value y coinciding
with the Q value; as a rule, in ﬂip-ﬂops near to the value of the Qcomes
inverse variable Q¯;
function of transitions or the connection of internal variables for the
moment t with the values of input and output variables for the moment
t+ 1, called characteristic equations
Qt+1 = f(xt, Qt), (15.6)
which are primitive, i.e. the ﬂip-ﬂops have the complete system of tran-
sitions.
Indeed, for all the ﬂip-ﬂops there are states of inputs, under the inﬂuence
of which changes of ﬂip-ﬂops states occur Qt → Qt+1 for all four types:
0 → 0, 0 → 1, 1 → 0, 1 → 1. Further we will label the transitions as the
double-valuated word or number, e.g. QtQt+1; 0→ 1 as 01 etc.
The record ofxt in (15.6) means that the signal x takes on some deﬁnite
value of "0" or "1" at the moment t and saves it until the moment
t+ 1. The record Qt+1means that an output signal takes on some value
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at once upon moment t + 1 end and saves it to the moment of time
t + 2. Sometimes xt and Qt are determined as variables values before
information (clock) signal arrival, and xt+1, Qt+1  after the arrival of
information (clock) signal.
As signals on the outputs Q and Q¯  are mutually reverse, the state of
ﬂip-ﬂop is deﬁnite, if the value of one of the output signals is set, for
example on its direct output Q. The state Q = l, Q¯=0 is named unit,
and Q=0; Q¯=1  zero. The states Q = Q¯ = 1 or Q = Q¯=0 can appear at
some combinations of input signals. On completing such combinations
action, the state 00 or 11 cannot be saved and the ﬂip-ﬂop will pass
either to the state 10, or to the state 01. The combination of the input
signals, on which completing the state of ﬂip-ﬂop is indeﬁnite, i.e. it can
be equiprobable unit or zero, is named the forbidden combination. In this
case, the values of output signal Q and Q¯  are ﬁctitious, indeﬁnite.
Thus, the ﬂip-ﬂop can have ﬁve logical states on the output (0, 1, Q,
Q¯×), which mean the following:
"0"  ﬂip-ﬂop is constantly in zero state regardless of changing of its
input signals;
"1"  ﬂip-ﬂop is constantly in the unit state regardless of changing of
its input signals;
Q  the state of ﬂip-ﬂop does not change on changing of input signals,
thus it can be either Q=0, or Q=1;
Q¯  the state of ﬂip-ﬂop changes onto opposite on changing of the input
signals, thus there can be changing the state "1" to the state "0" or
backwards;
×  the ﬁctitious (indeﬁnite) state of ﬂip-ﬂop.
The number of theoretically possible types of ﬂip-ﬂops with the
xinformative inputs is equal to 52x , 5  the quantity of the possible
states on the output of the ﬂip-ﬂop, 2x  the quantity of sets which are
contain all input variables x. While x = 1 we have 25, and at x = 2 we
get 625 types of ﬂip-ﬂops, however the part of them is trivial, senseless or
the ﬂip-ﬂops are dual. There are only two technically realized ﬂip-ﬂops
with one information input, and there are 24 types with two ones. The
ﬂip-ﬂops with two inputs are the most widespread, but only eight their
types are synthesized, three of them are universal. Other technically re-
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alized ﬂip-ﬂops with two inputs among which there are 10 universal, can
ﬁnd practical application in the future.
The convention of the ﬂip-ﬂops functioning can be set:
1. by verbal description;
2. as ﬂip-ﬂops transition table, that mean tables of information values
of input signals, internal states and output signals of the ﬂip-ﬂop;
3. as characteristic equations of logic functions of type Qt+1 =
= f(Qt, xt), where i = 1, 2,m;
4. as a graph, which consists of tops, number of which responds to
the possible states of the ﬂip-ﬂop taking into account the internal
states of memory cells, and the directed branches which begin and
end on tops; a set of input signals being shown on the branches,
which result in the given transition of the ﬂip-ﬂop from one state
to another or conﬁrming the given state;
5. in the form of micro-programmable automaton (in a ﬁnite automa-
ta theory).
15.2. Asynchronous RS-ﬂip-ﬂop and its varieties
RS-ﬂip-ﬂop is two-input, which is set in 1 condition when supplying the
active signal on the S-input and inactive signal  on the R-input ; it is set
in 0 condition when the active signal supplying on the R-input and the
inactive signal - on the S-input ; simultaneous supply of two active signals
on both S−and R- inputs is forbidden, but if this situation appears, then
the condition of the ﬂip-ﬂop is considered indeﬁnite.
The varieties of the RS-ﬂip-ﬂop are:
1. S-ﬂip-ﬂop is two-input, works like RS-ﬂip-ﬂop, when two active signals
enter simultaneously the inputs, than the ﬂip-ﬂop sets in "1" condition.
2. R-ﬂip-ﬂop is two-input, works like RS-ﬂip-ﬂop, when two active sig-
nals enter simultaneously the inputs, than the ﬂip-ﬂop sets in "0" con-
dition.
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3. E-ﬂip-ﬂop (Exclusive-special) is two-input, works like RS-ﬂip-ﬂop,
when two active signals enter simultaneously the inputs, than the ﬂip-
ﬂop stays in the previous condition.
The description of the RS-ﬂip-ﬂop functioning can be shown as the tran-
sition table. If level "1" to take as active signal on the R- and S-inputs,
then we'll get the Table 15.1.
Table 15.1. Transition table of RS-ﬂip-ﬂop
Number of set R S Qt Qt+1 Q¯t+1
0 0 0 0 (0) 1
1 0 0 1 (1) 0
2 0 1 0 (1) 0
3 0 1 1 (1) 0
4 1 0 0 (0) 1
5 1 0 1 0 1
6 1 1 0 × ×
7 1 1 1 × ×
The decimal number is written in the column "Number of set"  the
equivalent of binary code, represented by the variables R,S and Qt. Vari-
able R, which is in the set RSQt to the left, is seen as the high-order
digit of the binary code. From the Table 15.1 we can see, that RS-ﬂip-
ﬂop stays in one of stable states independently on the nonexpendable
changing of information signal on one input with its null value on the
other input. This property of "blocking"  is the main functional prop-
erty of RS-ﬂip-ﬂop and namely this property makes it the elementary
memory cell.
The values of output variable Q in the moment of time t+1 are written in
the columnQt+1(Table 15.1). IfQt+1 = Qt, then the condition of ﬂip-ﬂop
is stable and it is written in the brackets in the Table; if Qt+1 6= Qt, then
such condition of ﬂip-ﬂop is unstable and it's written without brackets
in the Table. For the latter case, there may be two cases:
1) ﬂip-ﬂop with the same set of input variables switches into the stable
state (the switch is shown with an arrow);
2) ﬂip-ﬂop with the same set of input variables will permanently change
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its condition, i.e. will be in astable (vibration) mode. That means ﬂip-
ﬂop of such structure cannot be controlled with the potential signals.
From the position of circuitry the points with signals Qt and Qt+1 
are the same point of the circuit; the ﬂip-ﬂop output signal will set
up not earlier than in switching delay time after input signals change;
therefore ﬂip-ﬂop will be in stable state, if in time tdel.sw. after input
signals change, it will set not earlier than in switching delay time, that's
why ﬂip-ﬂop will be in stable state, if it will not change its state after
input signals change in time tdel.sw., and will stay in astable state, if
changes its state to the opposite after input signals change.
From the table 15.1 it follows that, with all sets of input variables R,S
ﬂip-ﬂop has stable conditions and it being supposed, that the set of
variables RS=11 won't appear in normal operating mode of RS-ﬂip-ﬂop,
and so the value Qt+1 at this set is not interesting and is designated as ×.
A lack of unstable conditions of RS-ﬂip-ﬂop means that its characteristic
equation completely shows the structure of potentially controlled ﬂip-
ﬂop.
Determine the characteristic equation of RS-ﬂip-ﬂop representing (15.6)
in complete disjunctive normal form (CDNF) and minimizing the latter
with the simplest and vivid method for the functions of few variables
 with the method of Karnaugh maps. CDNF is got as logic sum of
constituents of unity for the sets, at which function takes the unit value,
the symbol of any variable in some constituent of unity being taken with
negation sign, if the variable speciﬁc value has the value "0" in the
examined set.
If the function some sets has indeﬁnite value × than it is fully deﬁned.
The process of full deﬁning consists of free setting functions' values equal
to 0 or 1. It's realized so as the resulting minimal function DNF was the
simplest taking into account the possibility of full function deﬁning with
unities. We won't to write (15.6) into CDNF, but immediately will plot
it on the Karnaugh map (Fig. 15.2 a).
Fully deﬁning the values of × with unities, we will get the RS-ﬂip-ﬂop
characteristic equation as
Qt+1 = S + R¯Qt. (15.7)
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Fig. 15.2. Karnaugh map for RS-ﬂip-ﬂop
The presence of forbidden combination of information signals RS=11 we
will write down as the following request:
RS = 0. (15.8)
Taking the basis OR-NOT as the elementary base and using law of nega-
tion and the de Morgan rule, we will transform (15.7) to the following
Q¯t+1 = S +R+ Q¯t. (15.9)
From the Table 15.1 and Fig. 15.2 c we can get the expression for Q¯t+1:
Q¯t+1 = R+ SQt Q¯t+1 = R+ SQt. (15.10)
The expression (15.10) will turn into
Qt+1 = R+ S + Q¯tQt+1 = R+ S + Q¯t (15.11)
It is seen from (15.9) and (15.11) we can see that RS-ﬂip-ﬂop ap-
pears as a cascade connection of two OR-NOT short-circuited elements
(Fig. 15.3 a).
Have chosen as elementary base basis AND-NOT, let us transform (15.7)
and (15.8), using the de Morgan's rule:
Qt+1 = S¯R¯Qt, R¯+ S¯ = 1. (15.12)
From (15.12) we can see, that RS-ﬂip-ﬂop (precisely R¯S¯R¯S¯  ﬂip-ﬂop)
is a cascade connection of two AND-NOT elements, locked on itself
(Fig. 15.3 d). The RS- and  ﬂip-ﬂops are dual.
The law of RS-ﬂip-ﬂop functioning is shown as a graph in Fig. 15.4.
The peaks of a graph are marked with the circles, the ﬂip-ﬂops states
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Fig. 15.3. Circuits of RS-ﬂip-ﬂop in OR-NOT basis (à,b) and in AND-NOT
basis (d,e) and their conventions (c,f)
are written inside them (sometimes a state character representation is
written in addition to the numbers inside the circles or near them), and
the arcs of the graph (a directed ribs) are marked with the lines, which
start in some peak and ﬁnish in the same (in this case the arc is called
the loop) or in some other peak. The arcs and the loops characterize the
ﬂip-ﬂop transitions, done by it under the inﬂuence of input signals, the
input signals combinations being written near arc or loop (sometimes
the combinations of input signals are written as a character representa-
tion). The absence of input signals combination RS=11 means that it is
forbidden.
Serial number of 
   combination
The output value of
             trigger
Fig. 15.4. The graph of asynchronous RS-ﬂip-ﬂop
We can deﬁne the ﬂip-ﬂop condition Qt+1 in which it will be in the mo-
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ment of time t + 1 with help of characteristic equations (15.7), (15.11),
(15.12), if the combinations of input signals and the condition of ﬂip-
ﬂop Qt are known in the moment of time t. The synthesis of cascade
circuits (complicated ﬂip-ﬂops, counters, registers etc) requires the so-
lution of inverse problem: to deﬁne the combination of input signals for
the required switching from one condition into another. The character-
istic table will be the result of solution of this objective. For RS-ﬂip-ﬂop
in the OR-NOT basis it is Table 15.2, and in the AND-NOT basis 
Table 15.3.
Table 15.2. Basis OR-NOT
Switch Qt → Qt+1 R∗ S∗
00 × 0
01 0 1
10 1 0
11 0 ×
Table 15.3. Basis AND-NOT
Switch Qt → Qt+1 R∗ S∗
00 × 1
01 1 0
10 0 1
11 1 ×
The characteristic table can be get from the transfer-table, characteristic
equation, graph.
Let the law of functioning of RS-ﬂip-ﬂop be represented as a transfer-
table (Table 15.1). We need to deﬁne the combinations of input signals
with which ﬂip-ﬂop will do the switch 00. Flip-ﬂop makes this switch in
the rows with sets 0 and 4. With the set 0: R=0, S=0 and with the set 4:
R=1, S=0. So for needed switch of RS-ﬂip-ﬂop we should give 0 on the
S-input and 0 or 1 on the R-input (ﬁrst row of Table 15.2). The values
of R and S can be found similarly for switches 01, 10 and 11.
Let the law of functioning of RS-ﬂip-ﬂop be represented as a charac-
teristic equation (15.7). We need to deﬁne the combinations of input
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signals with which ﬂip-ﬂop will do the switch 01. After setting Qt=0
and Qt+1=1 into (15.7) we will get the equality 1 = S + R¯0, which will
be an identity with the combinations RS=01 or 11. But taking into ac-
count that the combination 11 is forbidden, the switch 01 can be done
only with R=0 and S=1 (second row of Table 15.2). The values of R
and S can be found similarly for switches 00, 10 and 11.
Let the law of functioning of RS-ﬂip-ﬂop be represented as a graph
(15.4). We need to deﬁne the combinations of input signals with which
ﬂip-ﬂop will do the switch 11. The two combinations of RS: 00 and 01
are written next to loop in the peak with condition "1"; it means that
we should give 0 on the R-input and 0 or 1 on the S-input (fourth row of
Table 15.2). The values of R and S can be found similarly for switches
00, 01 and 10.
Let us evaluate the main performance characteristics of asynchronous
RS-ﬂip-ﬂop (Fig. 15.5). Let us presume, that ﬂip-ﬂop was in the "0"
condition and input signals have values of "0": R = S = 0 (these numbers
are the ﬁrst function digits from left side, Fig. 15.5 a). When ﬂip-ﬂop is
switching into the "1" condition  S=1, R=0 (these numbers are second
function digits from left side, Fig. 15.5 a), the new value of null-signal
Q¯ is set with the delay tset.op.av. relatively to the signal S. It is marked
with the capsule above the second function digit from the left side, next
to the output Q¯. Signal "0" on the output Q will cause the appearance
of new value "1" on the Q-output. Signal on the output Q is delayed
on time tset.op.av. relatively to the signal on the output Q¯, and on time
tset.op.av. relatively to the input signal S (it is supposed that average
delays of propagation of signal of both elements OR-NOT are the same).
The latter case is marked with two capsules above the second function
digit from the left side, next to the output Q. The stages of switching
of ﬂip-ﬂop from condition "1" to condition "0" (the third function digit
from the left side) are marked in the same way The delays in this case
are counted relatively to the signal on the input R (which caused the
switch of the ﬂip-ﬂop).
On the timing chart in Fig. 15.5 b the maximum dynamic mode of work
of RS-ﬂip-ﬂop is illustrated. It is assumed during the analysis of mode,
that OR-NOT elements are the ideal elements of delay for a time of
tset.op.av., and do not distort the fronts of input and output signals. Let
the ﬂip-ﬂop be found in a state of "0", and R = S = 0 at the time t0.
334
a
b
del.aver
Fig. 15.5. The limit dynamic working mode of RS-ﬂip-ﬂop:
à  circuit; b  timing chart
In the moment of time t0 the signal S changed its value from 0 to 1. In
the moment of the time t1 = t0+ tset.op.av. output signal changed from 1
to 0. Zero signals which operate on the R input and on the Q¯ output at
the moment of time t2 = t1 + tset.op.av., the appearance of signal of "1"
will be provided on the Q output. At the same time it is possible to take
oﬀ the signal of "1" from the S input, and the signal of "1" from the Q
output will conﬁrm a signal on the Q¯ output in the moment of time
t3 = t2 + tset.op.av.
Taking into account the determination of the continuous switching of
ﬂip-ﬂop it is possible to write down the following
tu = tset.op.av.; tdel.sw. = tset.op.av. (15.13)
From the timing chart it is obvious, that
tp = TS = TR = 4ttset.op.av. (15.14)
The asynchronous S-ﬂip-ﬂop functions according to the Table 15.4,
where SR input corresponds with the R input, and Ss input corresponds
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with the S input of RS-ﬂip-ﬂop. The distinctive feature of S-ﬂip-ﬂop is
that while the input signals are active, SR = SS it is set to the state of
"1". On a ﬁg. a 23.6 the rule of functioning of S-ﬂip-ﬂop is presented as
a column.
Table 15.4.
Set SR SS Qt Qt+1 R∗ S∗
0 0 0 0 (0) × 0
1 0 0 1 (1) 0 ×
2 0 1 0 1 0 1
3 0 1 1 (1) 0 ×
4 1 0 0 (0) × 0
5 1 0 1 0 1 0
6 1 1 0 1 0 1
7 1 1 1 (1) 0 ×
From the Table 15.4 it is obvious, that at all sets of input variables SR
and SS of ﬂip-ﬂop has the stable states; it means, that characteristic
equation reﬂects the structure of ﬂip-ﬂop dirigible with potential, thus
it contains only one elementary memory cell in the form of RS-ﬂip-ﬂop.
Fig. 15.6. The coloumn of asynchronous S-ﬂip-ﬂop
From Fig. 15.7 follows
Qt+1 = SS + S¯RQ¯t. (15.15)
The expression (15.15) coincides with the expression (15.7), thus the
limitation (15.8) is absent.
The expression (15.15) can be transformed, if the additional contour
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a) Q
t+1
b) R* c) S*
Fig. 15.7. Karnaugh maps for S-ﬂip-ﬂop
marked by a stroke line to use in the Karnaugh map (Fig. 15.7 a):
Qt+1 = SS + SSQt + S¯RQt = SS + (SS + S¯R)Qt =
= SS + SS + S¯R + Q¯t
(15.16)
Whence
Q¯t+1 = SS + SS + S¯R + Q¯t (15.17)
In spite of (15.17) representing the S-ﬂip-ﬂop structure, the made con-
versions are not obvious.
For simpliﬁcation of the procedure of S-ﬂip-ﬂop structure receipt, use
the generalized scheme of ﬂip-ﬂop device (look Fig. 15.1) and will search
the violation function of the R∗ and S∗ elementary memory cell, for
which take the RS-ﬂip-ﬂop made in the OR-NOT basis.In this case R∗
and S∗ are functions of such variables as SR, SS and Q.
Expand the Tabl. 15.4 for the moment t+1 with the R∗ and S∗ columns
and insert to these columns R∗, S∗ values, which provide the necessary
transition QtQt+1, using the Table 15.2. For example, the S-ﬂip-ﬂop
carries out the transition 00 on the zero set, then it is obvious from the
Table 15.2, that it is necessary to write down × in line with zero set
in the R∗ column, in the S∗ column  0 etc. From the Fig. 15.7 b it's
obvious that
R∗ = SRS¯S (15.18)
and from the Fig. 15.7 c 
S∗ = SS . (15.19)
337
Let's consider that S-ﬂip-ﬂop is wholly executed in the OR-NO basis,
then using the rule of de Morgan from (15.18) we can ﬁnd out
R∗ = S¯R + SS . (15.20)
Thus, the expressions (15.19) and (15.20) reﬂect the structure of S-ﬂip-
ﬂop, shown in Fig. 15.8.
Fig. 15.8. S-ﬂip-ﬂop scheme in
the OR-NOT basis
Fig. 15.9. Graph of asynchronous
D-ﬂip-ﬂop
Sometimes S-ﬂip-ﬂop is named RS-ﬂip-ﬂop with the priority S-input.
The structure of R- and E-ﬂip-ﬂop can be received from the method ex-
amined for the S-ﬂip-ﬂop. It is possible to analyze the basic descriptions
of performance of these ﬂip-ﬂops in a similar manner.
Asynchronous ﬂip-ﬂops with one input
Asynchronous D-ﬂip-ﬂop is functioning in accordance to the Table 15.5
(OR-NOT basis).
The rule of functioning of D-ﬂip-ﬂop is shown as a graph in Fig. 15.9.
Table 15.5.
Set D Qt Qt+1 R∗ S∗
0 0 0 (0) × 0
1 0 1 0 1 0
2 1 0 1 0 1
3 1 1 (1) 0 ×
By the analogy with the examined before S-ﬂip-ﬂop from Fig. 15.10 we
have:
Qt+1 = D; (15.21)
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R∗ = D¯; (15.22)
S∗ = D. (15.23)
Fig. 15.10. Karnaugh maps for D-ﬂip-ﬂop
Both latter expressions deﬁne the structure of ﬂip-ﬂop, we have obtained
on the base of generalized scheme of ﬂip-ﬂop device, but the expression
(15.21) means that obtained circuit (Fig. 15.11) is trivial, singular, as the
D-ﬂip-ﬂop can be got from one replicator or from two cascade-connected
invertors, if the paraphase realization of output signals is needed. The
circuit shown on the Fig. 15.12 is sometimes called RS-ﬂip-ﬂop with
compulsory paraphase set.
a b
Fig. 15.11. The trivial realization
of circuit of D-ﬂip-ﬂop with
monophase (à) and paraphrase (b)
outputs
Fig. 15.12. The circuit of
D-ﬂip-ﬂop in OR-NOT basis
Asynchronous T -ﬂip-ﬂop (Timing ﬂip-ﬂop) is functioning in accordance
to the Table 15.6 (OR-NOT basis).
Table 15.6.
Set T Qt Qt+1 R∗ S∗
0 0 0 (0) × 0
1 0 1 (1) 0 ×
2 1 0 1 0 1
3 1 1 0 1 0
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The rule of functioning of T -ﬂip-ﬂop is shown as a graph (Fig. 15.13).
Fig. 15.13. Graph of asynchronous T -ﬂip-ﬂop with pulse control
From Table 15.6 we can see, that if T = 1, ﬂip-ﬂop is in unstable mode
(Qt+1 = Q¯t), i.e. it is in self-oscillation mode. It means, asynchronous
T -ﬂip-ﬂop with potential control can not be realized on the elementary
memory cell. The analysis of work of T -ﬂip-ﬂop with pulse control is
interesting as with T = 0 ﬂip-ﬂop has stable conditions. By the analogy
with S-ﬂip-ﬂop, examined before from Fig. 15.14 follows:
Qt+1 = TQ¯T + T¯Qt; (15.24)
R∗ = TQt = T¯ + Q¯t; (15.25)
S∗ = TQ¯t = T¯ +Qt. (15.26)
Fig. 15.14. Karnaugh maps for
T -ﬂip-ﬂop with pulse control
Fig. 15.15. Circuit of T -ﬂip-ﬂop
with pulse control in OR-NOT
basis
On admitting the circuit being in the OR-NOT basis, and ﬂip-ﬂop con-
trolled by diﬀerence 10 on the input T, then we will have the circuit
shown in Fig. 15.15.
From the analysis of timing charts follows that for the set working mode
of T -ﬂip-ﬂop the following inequality is necessary: tP ≥ 2 · tset.op.av..
To prevent the generation mode the following inequality is necessary:
tP ≥ 3 · tset.op.av..
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The diﬃculty of providing of such tough requirements in integral circuit
techniques, the elements of which have considerable dispersion of delays
of dissemination, excludes the realization of asynchronous T -ﬂip-ﬂop on
the base of this circuit.
15.3. Synchronous ﬂip-ﬂops
Practically synchronous (clock) ﬂip-ﬂops can be considered as a special
kind of asynchronous ﬂip-ﬂops, which have some deﬁnite limitations on
the possibility of action of information signals, which allows essentially
simplify their synthesis and analysis. The synchronous ﬂip-ﬂops allow
change information signals only for the periods, when the clocks disable
the input circuits and prevent changing the ﬂip-ﬂop condition (it is sup-
posed that synchronous ﬂip-ﬂop has to change its condition under the
inﬂuence of clock). The important advantage of synchronous ﬂip-ﬂops
is in masking of delays eﬀects caused by the delays of logical elements
propagation and the line of information transmission. The latter allows
suppose the logical elements and lines having zero delay, and ﬂip-ﬂop
outputs and the states can be considered only at the ﬁxed moments of
time. These admissions essentially simplify analysis and synthesis of any
synchronous devices.
The synchronous RS-ﬂip-ﬂop works in accordance to the Table 15.7.
Suppose the synchronous RS-ﬂip-ﬂop being made in the AND-NOT ba-
sis.
It is seen from the Table 15.7 that this ﬂip-ﬂop keeps its condition at
C=0 and works like asynchronous RS-ﬂip-ﬂop at C = 1.
From the Karnaugh map (Fig. 15.16 à):
Qt+1 = SC + R¯Qt +QtC¯, (15.27)
Whence, if C=1 get (15.7), and at C=0 we'll get Qt+1 = Qt.
From the Karnaugh map (Fig. 15.16 b, c)
R∗ = R¯+ C¯ = RC; (15.28)
S∗ = S¯ + C¯ = SC. (15.29)
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Table 15.7.
Set C R S Qt Qt+1 R∗ S∗
0 0 0 0 0 0 × 1
1 0 0 0 1 1 1 ×
2 0 0 1 0 0 × 1
3 0 0 1 1 1 1 ×
4 0 1 0 0 0 × 1
5 0 1 0 1 1 1 ×
6 0 1 1 0 0 × 1
7 0 1 1 1 1 1 ×
8 1 0 0 0 0 × 1
9 1 0 0 1 1 1 ×
10 1 0 1 0 0 1 0
11 1 0 1 1 1 1 ×
12 1 1 0 0 0 × 1
13 1 1 0 1 1 0 1
14 1 1 1 0 0 × ×
15 1 1 1 1 1 × ×
a) Q
t+1
b) R* c) S*
Fig. 15.16. Karnaugh maps for the clock RS-ﬂip-ﬂop
The expressions (15.28) and (15.29) deﬁne the structure of RS-ﬂip-ﬂop
clocking with the level of "1" shown in Fig. 15.17 a. Synchronous RS-
ﬂip-ﬂop also as the asynchronous one has forbidden combination RS=11.
Its circuit is widely used at the registers' construction.
R; S- and E-ﬂip-ﬂops clocking with the level "1" with C = 0 keep their
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a b
c d
Fig. 15.17. Circuits of clock ﬂip-ﬂops
condition and if C = 1 they work as the asynchronous R-, S- and E-ﬂip-
ﬂops do. The procedure of synthesis of these ﬂip-ﬂops is similar to the
procedure of synthesis of synchronous RS-ﬂip-ﬂop. The circuits of these
ﬂip-ﬂops are shown on the Fig. 15.17 b-d.
Clocking R-, S- and E-ﬂip-ﬂops are widely used in the devices of man-
agement of diﬀerent digital systems.
Synchronous D-ﬂip-ﬂop function in accordance to the Table 15.8, from
which we can see that at C = 0 it keeps its condition, and at C = 1 it
works as asynchronous D-ﬂip-ﬂop.
Table 15.8.
Set C D Qt Qt+1 R∗ S∗
0 0 0 0 0 × 1
1 0 0 1 1 1 ×
2 0 1 0 0 × 1
3 0 1 1 1 1 ×
4 1 0 0 0 × 1
5 1 0 1 0 0 1
6 1 1 0 1 1 0
7 1 1 1 1 1 ×
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From the Karnaugh map (Fig. 15.18 à)
Qt+1 = DC +QtC¯, (15.30)
If = 1 we'll get the expression (15.21), and if = 0 we'll get Qt+1 = Qt.
a) Q
t+1
b) R* c) S*
Fig. 15.18. Karnaugh maps for clock D-ﬂip-ﬂop
If input D to connect with output Q of a ﬂip-ﬂop, then the expression
for Qt+1 will concur with (15.24), it means if D = Q¯ then D-ﬂip-ﬂop
will operate like clock ﬂip-ﬂop, however as the circuit contains only one
memory cell, the clock ﬂip-ﬂop on the base of D-ﬂip-ﬂop may be con-
trolled only with a pulse, therefore the circuit in this mode is not used.
From the Karnaugh maps (Fig. 15.18 b, c).
R∗ = D + C¯ = D¯C; (15.31)
S∗ = D¯ + C¯ = D¯C¯. (15.32)
To eliminate inverter, needed to receive variable D¯, we will write the
expression for R∗ as:
R∗ = DC = C¯. (15.33)
Taking (15.32) into account, have ﬁnally:
R∗ = S¯∗ + C¯ = S¯∗C¯. (15.34)
Expressions (15.32) and (15.34) reﬂect the structure of clock D-ﬂip-ﬂop,
shown in Fig. 15.19. The following circuit is widely used for building
registers and in the control devices.
RS-, RST -, DV -, D- and JK-ﬂip-ﬂops are used in digital devices as the
main types of ﬂip-ﬂops, at that simple ﬂip-ﬂops are made on the basic
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Fig. 15.19. The circuit of clock D-ﬂip-ﬂop in the AND-NOT basis
valve elements, if they are absent in the series of logical elements. Uni-
versal D- and JK-ﬂip-ﬂops, which belong to K133, K155, K555. . . series
are the most popular ﬂip-ﬂops for the developers of equipment.
Universal ﬂip-ﬂops are the ﬂip-ﬂops able to work in diﬀerent modes like
diﬀerent ﬂip-ﬂops. The designation of universal ﬂip-ﬂops is shown in
Fig. 15.20. The characteristic tables of universal ﬂip-ﬂops are used in
synthesis of random digital devices.
a b
Fig. 15.20. Designation of universal D- (a) and JK-ﬂip-ﬂops (b)
The characteristics table of universal D-ﬂip-ﬂop which works in syn-
chronous mode is shown on the Table 15.9. Universal D-ﬂip-ﬂop can
work like asynchronous RS-ﬂip-ﬂop using preset inputs (R and S), at
that in this case on information and clock inputs any levels (0 or 1) may
be set.
The characteristics table of universal JK-ﬂip-ﬂop which works in asyn-
chronous mode is shown in the Fig. 15.10. In this mode signal on clock
input C has stable level "1". If switch 10 is done on proper inputs then
eﬀective signals J and K equal to "1"; and at transitions 01, 00 and 11
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are equal to "0".
The characteristics table of universal JK-ﬂip-ﬂop which works in syn-
chronous mode is shown in the Table 15.11. In this mode signals on
inputs J and K act as levels "0" and "1", and ﬂip-ﬂop switch is realized
by transition 10 on the clock input C.
The presence of conjunctions J = J1J2J3 and K = K1K2K3 in universal
JK-ﬂip-ﬂop not only allows to create diﬀerent types of ﬂip-ﬂops (Ta-
ble 15.12), but also essentially simplify the structure of arbitrary digital
devices (e.g. counters, registers) and to build so-called counters without
valves, i.e. counters with random count module using the JK-ﬂip-ﬂops
integrated circuits only without any additional logical elements. Univer-
sal D- and JK-ﬂip-ﬂops are widely used when constructing counters,
registers, summers, control devices, pulse distributors, diﬀerent digital
automata, synthesizing arbitrary ﬂip-ﬂop structures etc.
Table 15.9.
Qt → D C
Qt+1
00 0 1
01 1
10 0
11 1 1
Table 15.10.
Qt → J K C
Qt+1
00 0 × 1
01 1 × 1
10 × 0 1
11 × 1 1
Table 15.11.
Qt → J K C
Qt+1
00 0 × 1
01 1 ×
10 × 0
11 × 1 0
Table 15.12.
Flip- Functions of inputs of universal JK-ﬂip-ﬂop
type Asynchronous mode Synchronous mode
ﬂop R J1 J2 J3 C K1 K2 K3 S R J1 J2 J3 C K1 K2 K3 S
RS R × × × × × × × S
RS, JK 1 S; J 1 R; K 1
RST 1 S T R 1
JK 1 J C K 1
D 1 D 1 D 1 1 D C D 1
DV 1 D V 1 D V 1 1 D V C D V 1
DV1, V2 1 D V1 V2 1 D V1 V2 1 1 D V1 V2 1 D V1 V2 1
T 1 T 1 T 1 1 1 T 1 1
TV 1 T V 1 T V 1 1 1 V T 1 V 1
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15.4. Examples of ﬂip-ﬂops usage
Start-stop device in control devices  it is some RS-ﬂip-ﬂop and a valve
controlled by it. The simplest realization of start-stop device on three
two-input valves and it's timing chart are shown in Fig. 15.23 a, b. It
should be noticed that realization of examined circuits is supposed on
the base of elements from K133 and K155 families.
The duration τ1 and τ2 of start-stop impulses should be enough for work
of RS-ﬂip-ﬂop and less then the interval of time between start-stop im-
pulses τ3 to prevent possibility of appearance of forbidden combination
on inputs.
If start-stop control is formed with contact switches like, relays, buttons
etc, then to improve dynamic properties of ﬂip-ﬂop and to increase it's
noise immunity, "free"outputs of microchips should be ﬁxed on the levels
"0" and "1". The circuit shown in Fig. 15.23 c may be an example. In
this circuit R1 and R2 are taken from the following correlation
R1 = R2 ≤ U
0
in
I0in
(15.35)
Using this circuit you have to know that if signal "Start" is at the same
time a signal to set the null (a part of a circuit marked with a dotted
line), then the circuit is unacceptable. After short-time contacting of
"Start" in the circuit of setting of null should be level "1", and in this
circuit we have U0out +R1I0in, where U0out  output voltage, Q¯, R1, I0in, 
the drop on resistor R1 from current I0in of upper valve of RS-ﬂip-ﬂop.
This sum is perceived as a setting of null, and it blocks the work of
elements, for which the circuit of setting of null is intended.
It is impossible to remove this defect by changing the resistors R1 and
R2 with the ones with greater resistance, as the circuit will be practically
unprotected of obstacles. Usually this circuit is used as generator of single
pulses (Fig. 15.23 d), which eliminates the vibrations of switch contacts.
To the advantages of circuits shown in Fig. 15.23 c, d, we may relate a
fact, that resistors R1 and R2 didn't use the power of the source if the
contacts are dead (or rather, this power is negligibly small). The defect
of the circuit in Fig. 15.23 c, is removed in the circuit of Fig. 15.23 d,
but if create a single pulses generator by this circuit, then the resistor,
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usually locked on the ground, will consume a signiﬁcant power from
power supply.
The realization of RS-ﬂip-ﬂops on one AND-valve and one OR-valve is
possible (Fig. 15.23 f). The outputs of this ﬂip-ﬂop are not additional
and the control on inputs is getting done with the changes of diﬀerent
polarity.
Flip-ﬂop might be especially useful in cases, when it's necessary to ex-
clude a possibility of challenging. As it follows from the diagram in
Fig. 15.23 g, where the delays of propagation of valves are counted,
the signal on the output y1 totally lies inside the interval of time, which
is the duration of signal y2. It's easy to ensure that it's unable to real-
ize ﬂip-ﬂop structure with usage of two crossing circuits on the pairs of
elements AND-NOT, OR-NOT; OR, AND-NOT.
The realization of RS-ﬂip-ﬂop on one valve AND or on one valve OR
is shown in Fig. 15.23 g, i. Let's suppose that the control of circuit is
done with the locking contacts. The level "1" is provided on the input
x1 through the resistor R from the source. If contact "Start" is locked
quickly, on the output we'll have level "1" and it will keep, as x2 = y.
If contact "Stop" is locked quickly, we'll have level "0" on the output
and it will keep as x2 = y (on input). Work of circuit in Fig. 15.23 i, is
explained similar.
Circuits in Fig. 15.23 h, i may be realized only on valves, done by the
structure AND=AND-NOT-NOT, OR=OR-NOT-NOT, i.e. with the us-
age of pairs of elements to get RS-ﬂip-ﬂop: AND-NOT, NOT; OR-NOT,
NOT, but with one cross-connection, thought from the outside they may
be detected as AND-OR elements. Logical operations AND-OR may be
realized with the assembly method. Circuits in Fig. 15.23 h, i have rather
unusual property  there is no valve delay between signal on one of in-
puts and the signal on the output; but also ﬂip-ﬂop has a defect  signal
on one of inputs will deﬁnitely concur with signal on the output. In the
realization of speciﬁc circuit the functioning of the circuit should be pro-
vided with foreseen protection of valves when the signals "Start" and
"Stop" act simultaneously, on realizing speciﬁc circuit.
In all circuits shown in Fig. 15.23 the RS-ﬂip-ﬂops control is done with
pulse signals to prevent forbidden combinations on the inputs. However,
sometimes it's necessary to provide combined control: on one input 
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Stop
Start
Stop
Start
Stop
Start
Stop
Start
Stop
Start
Stop Start
Stop
sup
Setting of null
a b
c
d
e f
g
h i
Fig. 15.23. The variants of circuits of start-stop devices with impulse
control: à  basic circuit; b-f, h, i  realization of structure of RS-ﬂip-ﬂop; b,
g  timing charts of circuits à and f.
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Fig. 15.24. The variants of circuits of start-stop
devices with combined control:
à, c  on D-ﬂip-ﬂop with D = 0 and D = 1;
b, d  timing charts of circuits a and c;
e, g  circuits on the base of JK- ﬂip-ﬂop
in asynchronous and clock modes;
f, h  timing charts of circuits e and g.
impulse, on another  by voltage drop, any potentials value and also
their opposite drop (diﬀerence) shouldn't having any inﬂuence on the
circuit.
Examples of the circuits, under these requirements are shown in
Fig. 15.24. The number of circuits may be essentially increased using dif-
ferent combinations of preset, information and clock inputs. Let's have
a closer look to the circuit in Fig. 15.24 a. Let's suppose that in the be-
ginning condition of ﬂip-ﬂop was "0", levels on inputs R and S were "1"
(Fig. 15.24 b). As we have "0" always present on the input D, switch-
es 01 conﬁrm the null condition. Flip-ﬂop may be set to the condition
"1" only with the impulse signal "Start", the condition "0" will be set
when the ﬁrst switch 01 will appear on the input "Stop". Work of other
circuits is simultaneous.
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Stop
Start
Stop
Start
Stop
Start
Stop
a b
c d
Fig. 15.25. The Variants of circuits of start-stop devices with switch control:
à  circuit on base of D-ﬂip-ﬂops;
c  circuit on base of JK-ﬂip-ﬂops;
b, d  timing charts of circuits a and c.
The variants of start-stop devices with control on both inputs are shown
in Fig. 15.25.
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RESUME
It is necessary to understand It should be memorized
1. Dependence of the logic devices'
output signal not on logic vari-
ables, operative only at input at
present, but on the variables' val-
ues, being acted at the input at
previous time is a speciﬁc feature
of sequential logic devices.
2. So-called trigger elements or
triggers (ﬂip-ﬂops), being integral
part of any sequential device exe-
cute function of memorizing logic
variables' values in digital circuits.
3. Generally, ﬂip-ﬂop contains
memory element (ME) proper and
some combinational scheme, con-
verting ﬂip-ﬂop input signals into
the ones, required to control ME.
1. Trigger is named a device, able
to form two stable output sig-
nal values and very rapidly change
these values under controlling sig-
nal action.
2. Elements AND-NOT or OR-
NOT can be used as basic ones, for
ﬂip-ﬂop constructing.
3. The main principles of construc-
tion and functioning of the most
used ﬂip-ﬂops elements.
4. Asynchronous ﬂip-ﬂop changes
its state directly at moment of sig-
nal change on its information in-
puts, i.e. its direct reaction on in-
put signal's change is similar to
that of combinational element.
5. Synchronous ﬂip-ﬂop changes its
state at speciﬁed moments only
(clock) corresponding to active sig-
nal action at its synchronizing in-
put and don't react on any infor-
mation signal changes at passive
signal's value at synchronizing in-
put.
6. Transition tables are applied for
description of ﬂip-ﬂop operation,
determined which logic signals to
be supplied on its information in-
puts for triggering from one set
state to another.
7. JK-ﬂip-ﬂop has not forbidden
combinations of input signals and
the other types ﬂip-ﬂops can be ex-
ecuted on its base.
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It is needed to be able:
Apply ﬂip-ﬂops for start-stop devices' constructing in control systems.
13.9. Tasks for current testing
15.4.1. Questions for monitoring
X What are the ﬂip-ﬂops? Name the ﬁelds of their applica-
tion.
X Cite ﬂip-ﬂop classiﬁcation by general signs.
X Which parameters and characteristics deﬁne ﬂip-ﬂop op-
eration in static and dynamic mode?
X What is the diﬀerence between various type single- and
double-staged ﬂip-ﬂops?
X By what ways ﬂip-ﬂop functioning law to be described?
X Name varieties of RS-ﬂip-ﬂop.
X Draw RS-ﬂip-ﬂop scheme in basis AND-NOT.
X Draw RS-ﬂip-ﬂop scheme in basis OR-NOT.
X Draw D-ﬂip-ﬂop scheme in basis OR-NOT.
X What T -ﬂip-ﬂop circuit operation is principally diﬀered
from RS-ﬂip-ﬂop by?
X Draw clocked D-ﬂip-ﬂop scheme in basis AND-NOT.
XWhat is count ﬂip-ﬂop? What is counting mode of univer-
sal ﬂip-ﬂop operation?
X What are synchronous ﬂip-ﬂops?
X Formulate an universal ﬂip-ﬂop determination.
X Describe universal JK-ﬂip-ﬂop operation in asynchronous
and synchronous modes.
X Site the examples of ﬂip-ﬂops usage.
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CHAPTER 16. FUNCTIONAL BLOCKS
OF SEQUENTIAL LOGICAL DEVICES
16.1. Shift registers
Fig. 16.1 depicts digital automaton, consisting of m series D-ﬂip-ﬂops,
which excitation functions are as follows
D1 = x, Dr = Qr−1, r = 2, 3, . . . ,m. (16.1)
Fig. 16.1. Shift register
Relation (16.1) shows, that information stored in ﬂip-ﬂop Qr−1 at some
slot (clock cycle), is transferred to the ﬂip-ﬂop Qr at the next slot,
i.e. trigger-to-trigger information transfer happens. Such automata are
called shift registers and are used for shifting m-digit numbers in the
same direction (the value of input signal x corresponding to some slot
appears on the output of shift register Qm in m slots).
If Qm is a high-order digit (more signiﬁcant digit  MSD), than a shift
in direction of MSD or to the left, takes a place. If Qm is a low-order
digit (less signiﬁcant digit  LSD), than a shift in direction of LSD or to
the right, will occur. Aside from main purpose (the digit shifting), shift
registers are used for shifting non-numerical information (on constructing
counters from them, for example).
The octal shift register, realized on Ê564ÈÐ2 integrated circuit (IC)
representing the doubled four-digit shift register, is shown in Fig. 16.2.
Asynchronous inputs R′ are assigned for setting shift register into the
null state. The octal shift register may be used for converting a series
code to a parallel code (in this case signal reading is carried out from
eight register outputs using schemes AND, after code entering in it by
eight bits).
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The shift register can be also made of RS-ﬂip-ﬂops. Really, let's put
S = D and R = D¯, R = S¯ equalities into the transition function (16.1).
We will get Q+ = D transition function, i.e. excitation functions Sr è Rr
of RS-ﬂip-ﬂops-realized shift register are described by these expressions
(taking (16.1) into account):
S1 = x, Sr = Qr−1, R1 = x¯, Rr = Q¯r−1, r = 2, 3, . . . ,m,R1 = x¯
or
S1 = x, Sr = Qr−1, r = 2, 3, . . . ,m,Rr = S¯r, r = 1, 2, . . . ,m.
More complicated shift registers are often needed: with parallel syn-
chronous information recording, reversible, reversible with parallel syn-
chronous information recording. Such registers are called universal.
Fig. 16.2. The octal shift register
realized on Ê564ÈÐ2 IC
Fig. 16.3. Shift register with
parallel synchronous information
recording Ê155ÈÐ1
Integrated circuit Ê155ÈÐ1 represents the synchronous information
recording four-digit register (Fig. 16.3) based on four RS-ﬂip-ﬂops. Exci-
tation functions Sr and Rr of these ﬂip-ﬂops are deﬁned by correlations
S1 = D1V ∨DV¯ ,
Sr = D1V ∨Qr−1V¯ , r = 2, 3, 4, (16.2)
but Rr = S¯r, where r=1, 2, 3, 4. Input D appears to be the series
information input. Denote by Hr the signal supplied to a clock input of
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r-th ﬂip-ﬂop even in case if Hr doesn't depend on r. The ﬂip-ﬂop may
be inﬂuenced by dHr or dH¯r signal, according to its internal structure.
In our case Hr = V C2 ∨ V C1 and
dHr = V V
∗
dC1 ∨ V V ∗dC2 ∨ C∗1 C¯2dV¯ ∨ C¯1C∗2dV (16.3)
Taking this correlation into account we can see that ﬂip-ﬂops may be
inﬂuenced by signals d1, d2, dV , and d.
Since signal V belongs to the excitation function (16.2), its changes don't
have to inﬂuence the ﬂip-ﬂops. Expression (16.3) follows that for this
purpose signal V should change only in case of C1=C2=0 or C1=C2=1.
In this case
dHr = V V
∗
dC1 ∨ V V ∗dC2 (16.4)
(multiplier V V ∗ implies that signal V shouldn't change its value from 0
to 1 if d2 = 1).
It follows from expressions (16.2) and (16.3) that in case of V = 0 the
excitation functions are S1 = D,Sr = Qr−1 and the signal is dHr = d1,
i.e. scheme operates like a shift register by signal C1 negative edge (from
1 to 0), and in case of V = 1 the excitation functions are Sr = Dr and
the signal is dHr = d2, i.e. scheme operates in the mode of signal Dr
values synchronous recording to the register by signal C2 negative edge.
If suppose C1 = C2 = C in (16.4), then we will get dHr = d i.e. the
same signal recording or shifting by negative edge will have a place,
depending on signal V value.
It follows from (16.2) and (16.3) that in case of V = C2, the excitation
functions are S1 =D1C2∨DC¯2, Sr =DrC2∨Qr−1C¯2, and the signal is
dHr= C¯2dC1∨C¯1dC2, i.e. in case of C1=0 information recording to the
register by signal 2 negative edge happens, and in case of C2 = 0  its
shifting by signal C1 negative edge. On a basis of (16.2) and (16.3) it's
easy to make sure, that in case of V=C1, information recording with the
signal C1 negative edge is the only possible action at signal value C2=1.
If we change the information shifting direction in shift register
(Fig. 16.1), than excitation functions of D-ﬂip-ﬂops are deﬁned as
Dr = Qr+1, r = 1, 2, . . . ,m− 1, Dm = y . . . (16.5)
356
If we combine excitation functions (16.1) and (16.5) in this way:
D1 = Q2V ∨ xV¯ , Dr = Qr+1V ∨Qr−1V¯ ,
r = 2, 3, . . . ,m− 1, Dm = yV ∨Qm−1V¯ ,
}
(16.6)
than we have the reversible shift register (shifting to the right in case of
V = 0, and shifting to the left in case of V = 1). It is possible to realize
the reversible shift register on Ê155ÈÐ1 IC, if Dr inputs assigned for
parallel synchronous information recording to use for the right shifting.
This feature follows from the comparison of expressions (16.2) and (16.6).
The octal reversible shift register realized on two Ê155ÈÐ1 ICs is shown
in Fig. 16.4. The parallel recording into given register is possible in this
case. The clock input C1 should be used for the left shifting, and the
clock input C2 for the right shifting. The serial code is taken from z1
and z2 outputs in case of right or left shifting.
Fig. 16.4. The octal reversible shift register realized on two Ê155ÈÐ1 ICs
Integrated circuit Ê155ÈÐ13 represents the octal reversible shift register
with the parallel synchronous information recording (Fig. 16.5) based
on RS-ﬂip-ﬂops. Excitation functions Sr and Rr of these ﬂip-ﬂops are
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deﬁned by expressions:
S1 = Q2V¯1 ∨DrV¯2 ∨D1V1V2,
Sr = Qr=1V¯1 ∨Qr−1V¯2 ∨DrV1V2, r = 2, 3, . . . , 7
S8 = DLV¯1 ∨Q7V¯2 ∨D8V1V2, Rr = S¯r, r = 1, 2, . . . , 8
 (16.7)
where DR and DL are the input signals at series information entering
and the left and right shifts. The pulse clock signal dHr inﬂuencing on
ﬂip-ﬂops is deﬁned as
dhr = d
[
(V1 ∨ V2)C¯
]
=,
= (V1 ∨ V2)∗dC¯ ∨ C¯∗d(V1 ∨ V2).
}
(16.8)
Fig. 16.5. The octal reversible shift's register with the parallel synchronous
information recording Ê155ÈÐ13
It follows from this correlation, that signals V1 and V2, don't have to
change at signal value C = 0, since these signals belong to the excitation
functions (16.7), and the information shifting and recording occur by
signal C positive edge (from 0 to 1) at V1 ∨ V2 = 1. Expressions (16.7)
show that the right information shifting takes place in case of V1 = 0
and V2 = 1, and the left information shifting takes place in case of
V1 = 1 and V2 = 0, and the information recording to the register occurs
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at V1 = V2 = 1. Register has the asynchronous potential input R′ for
setting register into the null state.
16.2. Mod M counters
Any counter may be realized as a synchronous, asynchronous potential
or asynchronous impulse automat. Asynchronous pulse counters are in-
expediently for using because of their complication. Asynchronous pulse
counters may be got from the synchronous counters using some transfor-
mations. So pay an attention generally to the synchronous counters and
to the mixed type counters (synchronous counters with the asynchronous
potential set of some internal state).
Digital synchronous automat without inputs which hasM diﬀerent inter-
nal states cyclically changing under inﬂuence of clock H changing from 1
to 0 (or from 0 to 1) is called modulo-M (mod-M) synchronous counter.
Unlike the reversible counters and the exchangeable enumeration coef-
ﬁcient counters, mod-M counters have no input signals , handling the
transitions between internal states.
One of M internal states of the counter is chosen as an initial. Since
internal states of the counter cyclically change, than in clock changes of
the signal from 1 to 0 (or from 0 to 1) counter returns to the initial state,
which is the evidence of its repletion. If the counter was in the initial
state and the clock H have changed N times, than in case of N > M we
can only ﬁnd the remainder of distribution of N by using the counter
ﬁnite state, i.e. the count is carried out by module . Number is called
the counter capacity.
Mod-2 counter, which represents T -ﬂip-ﬂop at T ≡ 1, is the simplest
counter. Really, in case of = 1 the next ﬂip-ﬂop state is Q+ = Q⊕ dH,
and in case of d = 1 ﬂip-ﬂop has state Q+ = Q¯, i.e. ﬂip-ﬂop states 0 and
1 are cyclically changing at each clock signal Í change from 1 to 0. The
graph of the counter's transitions by mod-2 is shown in Fig. 16.6 à.
The graph of the counter's transitions by mod-7 is shown in Fig. 16.6 b,
its internal states are marked by numbers from 1 to 7. We should use
not less of three ﬂip-ﬂops to get seven diﬀerent internal states.
Coding procedure of the counter's internal states may be arbitrary (the
only necessary thing is to have the diﬀerent internal states). In the gener-
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a b
Fig. 16.6. The graphs of the counter's transitions by mod-2 (a) and by
mod-7 (b)
al case, chosen coding procedure of the automata's internal states has an
inﬂuence only on its complication. Encode the counter's internal states
by the values of output signals of three ﬂip-ﬂops Q1, Q2 and Q3, like it
is shown in Fig. 16.7.
The truth table (16.1) and the Veitch diagram for functions Q+3 , Q+2 , Q+1
are composed based on Fig. 16.7. For the counters synthesis, as well as
any digital automaton, we may use any type of ﬂip-ﬂops: D, T and
JK. Automaton's complication in the general case depends on types of
ﬂip-ﬂops used. We should have in view, that we can use diﬀerent types
of ﬂip-ﬂops in the same automaton. Let's execute the mod-7 counter
synthesis using the ﬂip-ﬂops of types D, and JK. We should ﬁnd their
excitation functions Dr, r, Jr and r (r = 1, 2, 3) for that.
Fig. 16.7. Graph of the counter's transitions by mod-7
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Table 16.1. Truth table of the mod-7 counter
i Q3 Q2 Q1 Q
+
3 Q
+
2 Q
+
1
4 1 0 0 0 0 1
1 0 0 1 0 1 0
2 0 1 0 0 0 0
0 0 0 0 1 0 1
5 1 0 1 1 1 1
7 1 1 1 1 1 0
6 1 1 0 1 0 0
It follows from the D-ﬂip-ﬂop transition functions (16.7), that excitation
functions are
Dr = Q+r , (16.9)
therefore the excitation functions of the mod-7 counter's ﬂip-ﬂops are
found directly from the Veitch diagrams, which are shown in Fig. 16.8:
D1 = Q¯1Q2 ∨ Q¯2Q3, D2 = Q1, D3 = Q2Q3 ∨Q1Q3 ∨ Q¯1Q¯2Q¯3.
The transition function of T -ﬂip-ﬂop and the properties of "sum by mod-
ule two"operation follows, that excitation functions are Tr=Q+r⊕Qr, i.e.
Tr =
{
Q+r , if Qr = 0
Q¯+r , if Qr = 1
(16.10)
Relying on given relationship, the Veitch diagrams for excitation func-
tions T1, T2 and T3 (Fig. 16.9) are ﬁlled  in to the half of Veitch diagram,
marked as Qr, we enter the values , and into the other half  values Q+r
from Veitch diagrams for functions Q+r (Fig. 16.8).
As appears from Fig. 16.9 the excitation functions of T -ﬂip-ﬂops of the
mod-7 counter are
T1 = Q1 ⊕ Q¯2 ∨ Q¯2Q¯3, T2 = Q1 ⊕Q2, ] T3 = Q¯1Q¯1.
From the transition function of JK-ﬂip-ﬂop follows, that Q+r = Q¯rJr ∨
QrK¯r is the logical equation in two unknown variables Jr and Kr, which
should be solved relative to these unknown. Since we have to make only
the Veitch diagrams for the excitation functions Jr and r, than by Veitch
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a) Q b) Q c) Q
123
+ ++
Fig. 16.8. Veitch diagram for the transition function of mod-7 counter
a) T b) T c) T
123
Fig. 16.9. Synthesis of the mod-7 counters on T -type ﬂip-ﬂops
diagrams of the functions Q+r it is possible to use the following approach.
Let Qr = 0, than Q+r = 0¯Jr ∨ 0K¯r The last equation follows, that
Jr = Q+r , and Kr = Φ are the arbitrary values. Now let Qr = 1, than
Q+r = 1¯Jr ∨ 1K¯r. Given equation follows, that Jr = Φ, and Kr = Q¯+r .
Combining the both solutions in case of Qr = 0 and Qr = 1, we get
Jr = Q¯rQ+r ∨ ΦQr, Kr = QrQ¯+r ∨ ΦQ¯r.
Really, according to given expressions
Jr =
{
Q+r , if Qr = 0,
Φ, if Qr = 1, Kr =
{
Q¯+r , if Qr = 1,
Φ, if Qr = 0, (16.11)
The Veitch diagrams for the excitation functions Jr and Kr (Fig. 16.10)
are made on the analogy of ﬁlling the Veitch diagrams for the excitation
functions Tr.
Fig. 16.10 follows, that excitation functions of JK-ﬂip-ﬂops of the mod-7
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a) J b) J c) J
123
e) K f) K g) K
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Fig. 16.10. Synthesis of the mod-7 counters on JK-type ﬂip-ﬂops
counter: J1 = Q¯2
K1 = Q2 ∨ Q¯3, J2 = Q1, K2 = Q¯1, J3 = K3 = Q¯1Q¯2.
Build the counter schematic circuit on the excitation functions D1, D2
and T3. Reduce the excitation function D1 to the view: D¯1 = Q2Q1Q¯3
for that. If the inverting input is used instead of direct input D, than the
ﬂip-ﬂop's outputs Q and Q¯ are rotated by their places. The schematic
circuit of the mod-7 counter, realized on K155 ICs accordingly to received
excitation functions D¯1, D2 and (if there is no signal entered the K155-
series element input, than it is equal to the signal 1entering this input),
is shown in Fig. 16.11. We should have in view, that if the excitation
function changes from D to D¯, than the asynchronous potential inputs
R′ and S′ are also rotated by their places.
Build the schematic circuit of a mod-7 counter, using excitation functions
J1,K1, D2, J3 and 3 on the Ê155-series ICs (Fig. 16.12). Since the JK-
ﬂip-ﬂops operate at signal value d = 1, and the D-ﬂip-ﬂop  at signal
value dH¯ = 1, than the ﬂip-ﬂop's operation moments should be matched
with the help of logic element NOT.
Binary counters and binary-decimal counters are of particular impor-
tance in the digital devices design, coding of their internal states is ex-
ecuted by binary and binary-decimal numbers. Binary counter, built of
ﬂip-ﬂops, has 2m internal states, i.e. this counter is the mod-2m counter.
Coding of the internal states of the binary-decimal counters is produced
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Fig. 16.11. Scheme of a mod-7 counter on ﬂip-ﬂops of D and types
Fig. 16.12. Scheme of a mod-7 counter on the ﬂip-ﬂops of types D and JK
by code 8-4-2-1, i.e. these counters are synthesized from four ﬂip-ﬂops
and they are the mod-10 counters.
The graph of transitions of the binary mod-23 counter is shown in
Fig. 16.13. Let's execute the synthesis of this counter on -ﬂip-ﬂops. Mak-
ing the truth table (16.2), relying on a graph of transitions, and then the
Veitch diagrams for functions Q+r and r (Fig. 16.14), we can get
T1 = 1, T2 = Q1, T3 = Q1Q2. (16.12)
Table 16.2. Truth table of the binary mod-8 counter
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Fig. 16.13. Graph of transitions of a binary mod-8 counter
i Q3 Q2 Q1 Q
+
3 Q
+
2 Q
+
1
0 0 0 0 0 0 1
1 0 0 1 0 1 0
2 0 1 0 0 1 1
3 0 1 1 1 0 0
4 1 0 0 1 0 1
5 1 0 1 1 1 0
6 1 1 0 1 1 1
7 1 1 1 0 0 0
If to realize synthesis of a mod-16 counter, than the excitation functions
of T -ﬂip-ﬂops are:
T1 = 1, T2 = Q1, T3 = Q1Q2, T4 = Q1Q2Q3. (16.13)
Comparing expressions (16.12) and (16.13), it is easy to see, that the ex-
citation functions of the ﬁrst three ﬂip-ﬂops haven't changed. So, we can
make the conclusion, that the excitation functions of a mod-2m counter
should be described by expressions
T1 = 1, Tr =
r−1∏
j=1
Q1, r = 2, 3, . . . ,m. (16.14)
The six-bit binary counter on a Ê155ÈÅ8 IC is executed accordingly to
these excitation functions.
It is easy to reduce expression (16.14) to the view
T1 = 1, Tr =
r−1∏
j=1
Q1 = Qr−1Tr−1, r = 2, 3, . . . ,m. (16.15)
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Scheme of a binary counter, corresponding to these excitation functions,
is too more simpler, than the scheme of a counter, which corresponds
to the excitation functions (16.14), but the speed is less because of the
series connection of a LE AND (maximum allowed value of the clock
signal frequency is less). Fig. 16.15 demonstrates a part of the binary
counter, realized accordingly to the excitation functions (16.15).
a) Q b) Q c) Q
123
+ ++
d) T e) T f) T123
Fig. 16.14. Synthesis of a binary mod-8 counter on -type ﬂip-ﬂops
Fig. 16.15. Scheme of a binary mod-2m counter
The graph of transitions of the binary-decimal counter (mod-10 counter)
is presented in Fig. 16.16. If to execute the synthesis of synchronous
counter on ﬂip-ﬂops of types J and , relying on this graph of transitions,
than we can get
J1 = K1 = 1 J2 = Q1Q¯4, K2 = Q1,
K3 = J3 = Q1Q2, J4 = Q1Q2Q3, K4 = Q1,
T1 = 1, T2 = Q1Q¯4, T3 = Q1Q2, T4 = Q1Q4 ∨Q1Q2Q3.
(16.16)
It is possible to build the schematic circuits of binary-decimal counters
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using these excitation functions. The scheme of such counter, realized on
the JK-ﬂip-ﬂops (ICs K155ÒÂ1; inputs, which not used, are not shown)
is presented in Fig. 16.17.
Fig. 16.16. of transitions of a binary-decimal counter
Fig. 16.17. Scheme of a binary-decimal counter
Usually mod-M counters are executed in such a way, that they have a
ﬂip-ﬂop (or LE), which input signal changes from 1 to 0 (or from 0 to
1) only at the moment of counter's returning into the initial (null) state.
This signal is the evidence of a counter repletion during the impulses
(d = 1) entering its input. This signal may be used as the input signal of
the other counter. We may connect mod-Mj (j = 1, 2, . . . , k) counters in
series (Fig. 16.18) for getting mod-(M1M2 . . .Mk) counters . . . If mod-2
counters to connect in series, than we get a binary mod-2m counter. A
mod 23 counter on a K155ÈÅ5 IC (this IC also has a mod-2 counter,
allowing get a mod-16 counter) is executed in such way. Given IC is
a 4-digit binary counter, executed on the two-step ﬂip-ﬂops of J-type
(Fig. 16.19). Counter has two counting inputs 1, 2 and two zero-set inputs
R01, R02. Input Q1 isn't inwardly connected with next ﬂip-ﬂops. This
involves using a scheme in two independent operation modes as:
1. 4-digit binary counter, if input counting pulses enter the input C1.
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Leads perform the distribution operation on 2, 4, 8 and 16;
2. 3-digit binary counter, if input counting pulses enter the input C2.
The ﬁrst ﬂip-ﬂop, not connected to other scheme's ﬂip-ﬂops, may
be used as an element for the distribution function on two. IC set
inputs provide the count stop and return all 4 ﬂip-ﬂops into the
low level state, if the high level voltage is applied to inputs R01
and R02 concurrently. The low level potential has to be present at
one of the set inputs R01 or R02.
Fig. 16.18. Block diagram of the asynchronous counter
Fig. 16.19. Symbolic notation of the Ê155ÈÅ5 counter
Though every of mod-Mj counters is a synchronous one, but the mod-
(M1M2 . . .Mk) counter is the asynchronous, since there's no common
clock signal for the counter as a whole (every mod-Mj counter uses
its own clock signal HJ). The disadvantage of such counters is their
series operation, which causes some delay of the last counters' operation
relatively to a clock signal of the ﬁrst counter.
IC K155ÈÅ2 (Fig. 16.20) includes the mod-2 counter and the mod-5
counter, which series connection (the dotted line in Fig. 16.20) gives the
binary-decimal counter (code 8-4-2-1). The mod-5 counter is executed in
the form of asynchronous pulse counter. The counter has asynchronous
potential inputs R′ and S′9 for setting the null (0000) and the ninth
(1001) states.
Timing diagrams of input signals of given mod-10 counter are shown in
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Fig. 16.21.
Fig. 16.20. Binary-decimal
counter, executed on the
Ê155ÈÅ2 IC
Fig. 16.21. Timing diagrams of a
binary-decimal counter
Using asynchronous inputs R′ and S′9, we can make the mod-M (M<10)
counters based on a K155ÈÅ2 IC. A mod-7 counter, the operation of
which is illustrated by the graph of transitions (Fig. 16.23) and timing
diagrams (Fig. 16.16), is shown in Fig. 16.22. Just the counter is settled in
condition 6 (0110), values of signals 1 occur on inputs Q2 and Q3, trans-
ferring the counter into condition 9 (1001) dotted line on Fig. 16.23 
using S′9 inputs. Counter's duration in state 6 is deﬁned by the speed of
ﬂip-ﬂops Q2 and Q3, which are settled in state 0 by inputs S′9.
The disadvantage of such way of building counters is the criticality of
their operation-at large dispersion of ﬂip-ﬂops operation time, some of
them can to fail to set into required state. If feedbacks (Fig. 16.22) to
lead to inputs R' instead of inputs S′9, than we get the mod-6 counter.
The other counter capacities may be got in a similar manner.
Integrated circuit Ê564ÈÅ10 represents the doubled mod-16 counter, in
which ﬂip-ﬂops work out by the signal d(C¯1C2) = C¯∗dC2 ∨ C∗2dC¯1 = 1
(if 2 = 1, than the counter is triggered by signal 1 positive edge, and if
C1 = 0, than the counter is triggered by signal C2 negative edge).
The mod-102 counter, based on this IC assisted by the asynchronous
counter set into the null-state by input R′, is shown in Fig. 16.25.
The reliability of this counter is high enough, since LE AND-NOT and
NOT don't bring the delay into the circle of asynchronous feedback.
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Fig. 16.22. Mod-7 counter with the asynchronous potential feedbacks
Fig. 16.23. Graph of transitions of a mod-7 counter with the asynchronous
potential feedbacks
Fig. 16.24. Timing diagrams of a mod-7 counter with the asynchronous
potential feedbacks
Today counters of diﬀerent purposes are developed in the form of ICs.
Counter Ê176ÈÅ2 (Fig. 16.26) may work both as a binary and as a dec-
imal one. It has ﬁve binary inputs and one decimal input. The previous
information may be recorded from the inputs D1-D4. A signal of the
asynchronous reset comes to input R, and the clock frequency enters the
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Fig. 16.25. Mod-102 counter
input . If there's a high level at the input 2/10, than counter works as
a binary, if there's a low level at this input, than counter works as a
decimal and pulses with the frequency f/10 occur at the output f/10.
The high level at the input EC allows counting.
ICs Ê176ÈÅÇ and Ê176ÈÅ4 (Fig. 16.26) represent a mod-6 counter (or
a mod-2 counter) and a mod-10 counter with the decoder for indicator
on seven segments. The clock frequency enters the input C, the asyn-
chronous reset signal with the active high level is supplied to input R.
A pulse pattern with the frequency 32 or 64 kHz, necessary for the work
of electroluminescent or liquid crystal indicators, is fed to input G.
Integrated circuit K155ÈÅ4 represents the counter  divider by 12 (for
building the divider by 12, it is necessary to lock the leads 2 and 6).
If there is a high level at least at one of inputs R0 or &R0, than the
counting occurs.
IC K176ÈÅ5 represents the counter  second-pulse generator. The crys-
tal resonator for 32768 Hz or 16384 Hz or the frequency from the external
pulse oscillator is supplied directly to the leads T and T¯ . In this case,
there are formed and ampliﬁed sequence at the buﬀer outputs A and A¯,
and at the outputs 1, 4 and 5 the clock frequency is divided by 28, 214, 215
accordingly. For the signal entering the output divider, it is necessary to
supply it from IC lead 1 to lead 2. The asynchronous reset signal with
active high level is fed into input R.
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The IC Ê564ÈÅ9 contains the mod-8 counter and the full decoder with
direct outputs.
In
Out
Fig. 16.26. Symbolic notation of the counters
16.3. Counters on the shift registers
For building such counters, it is necessary to use the special coding of
their internal states. If some periodic sequence of symbols 0 and 1 to enter
to the input (Fig. 16.1), than the internal states of the shift register (the
combinations of the signals Qr values) are also periodically repeated, i.e.
shift register represents some mod-M counter, if the given periodically
sequence is formed by the shift register itself. That follows, that the
coding of internal states of, for example, mod-5 counter may be deﬁned
by scheme ←− Q30
Q2
0
Q1
0 11.00011.
Shifting the given periodic sequence of symbols 0 and 1 through the
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register, consisting of three ﬂip-ﬂops Q1, Q2 and Q3, we get ﬁve diﬀerent
code combinations (internal states): 000, 001, 011, 110, 100. At the next
shifting, we get the same code combinations, because the sequence of
symbols 0 and 1 is periodic.
The graph of transitions of the mod-5 counter with the received method
of the internal states coding of is shown in Fig. 16.27. If we build the
Veitch diagram, based on the graph of transitions, for function Q+1
(Fig. 16.28), we get D1 = Q2Q3. It is easy to build the Veitch dia-
gram, using the graph of transitions, without building the truth table.
For example, consider the transition between internal states 000 and 001.
Condition 000 is the initial (Q3 = 0, Q2 = 0, Q1 = 0), that is why the
binary number, corresponding to it, deﬁnes the number of a square in the
Veitch diagram = 0. Condition 001 appears to be the following for given
transition, therefore functions Q+3 = 0, Q+2 = 0, Q+1 = 1. That follows,
that we need to enter the values of function Q+1 = 1 to the square of the
Veitch diagram for function Q+1 with number u = 0. All the ﬁve values
of function Q+1 are entered in this way. The remaining squares are ﬁlled
with the arbitrary values Φ, since three internal states are not used.
Fig. 16.27. Graph of transitions
of a mod 5 counter
Fig. 16.28. Synthesis of a mod 5
counter on the shift register
Excitation functionsD2 = Q1 andD3 = Q2 (on the basis of used method
of coding the internal states). That is easy to be proved by building
the Veitch diagrams for functions Q+2 and Q+3 . If we use the excitation
function D¯1 = Q¯2Q¯3 for building the basic circuit, than we get the
scheme, which is shown in Fig. 16.29.
Building the internal states of counters with the help of periodic sequence
of symbols 0 and 1, it is necessary to be guided by these rules:
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Fig. 16.29. Mod-5 scheme on the shift register
1. number of symbols in one sequence period deﬁnes a counter ca-
pacity;
2. minimal number of ﬂip-ﬂops ò is found from the term of getting a
periodic sequence of symbols 0 and 1 of diﬀerent code combinations
during the shifting.
Execute the synthesis of a mod-8 counter, which is assigned by the
periodic code sequence 00001111.00001111. If we have three ﬂip-ﬂops
(23 = 8), than we get the internal states 000, 000, 001, 011, 111, 111,
110 è 100 during the shifting. There are equal internal states among
them. So, we have to increase the number of ﬂip-ﬂops. If we have four
ﬂip-ﬂops, than the coding of internal states is deﬁned by the scheme:
←− Q40
Q3
0
Q2
0
Q1
0 1111.00001111. In this case, all the eight internal states
are diﬀerent. The graph of transitions, corresponding to given coding
of the internal states, is shown in Fig. 16.30 à. Let's build the Veitch
diagram for function Q+1 (Fig. 16.31), we will get D1 = Q+1 = Q¯4.
a b
Fig. 16.30. Graphs of transitions of a mod-8 counter, realized on the shift
register
A mod-8 counter that consists of four ﬂip-ﬂops has eight conditions,
which are not in use. It is necessary to check, how does it operate, in
case of accidental (in moments of switching on or fails) coming to one
of this states. Let us suppose, that counter is in condition 0010 (Q4 =
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Fig. 16.31. Synthesis of a mod-8 counter on a shift register
0, Q3 = 0, Q2 = 1, Q1 = 0). In this case excitation functions Dr are:
D1 = Q¯4 = 0¯ = 1, D2 = Q1 = 0, D3 = Q2 = 1, D4 = Q3 = 0,
so the next internal state will be 0101 (Q+4 = D4 = 0, Q+3 = D3 =
1, Q+2 = D2 = 0, Q
+
1 = D1 = 1). Analyzing transitions of a counter for
the other internal states, which are not in use, it is easy to make sure,
that it will be functioning accordingly to the graph of transitions, shown
in Fig. 16.30 b, i.e. mod-8 counter has the internal states coding, not
corresponding with given. To avoid this eﬀect we have to set forcibly the
counter to one of used states (for example, to the null-state) after its
transition into one of not used state, or to change excitation function
of the ﬁrst ﬂip-ﬂop in such a way, that it may automatically switch
into the used condition. For example, using another method of complete
deﬁnition of function Q+1 (Fig. 16.31), realize excitation function D1 in
the form
D1 = Q¯4 ∨Q1Q¯3 = Q4Q1Q¯3, (16.17)
this counter will independently leave all the conditions, which are not
used (Fig. 16.32). We can easily make sure of that, making analysis of
transitions by the methods, mentioned earlier.
The schematic circuit of a mod-8 counter, realized accordingly to the
excitation function D1 (16.17), is shown in Fig. 16.33, and the timing
diagrams, which explains its operation,  in Fig. 16.34 (shift register,
realized on a Ê155ÈÐ1 IC). Fig. 22.11 shows the simplicity of building
the full decoder (LE AND with two inputs are only needed).
Let's execute the synthesis of a mod-10 counter. The coding of its internal
states is deﬁned by the periodic code sequence 0000011111.0000011111.
In this case we have to use ﬁve ﬂip-ﬂops to get ten diﬀerent internal
states, hence counter will function accordingly to the graph of transi-
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Fig. 16.32. Complete graph of transitions of a mod-8 counter on the shift
register, automatically leaving unused internal states
Fig. 16.33. Scheme of a mod-8 counter on the shift register
Fig. 16.34. Timing diagrams of a mod-8 counter on the shift register
tions, shown in Fig. 16.35 (instead of the internal states codes, there are
pointed decimal numbers, according to them, i.e. for getting codes of the
internal states, we have to convert decimal numbers into binary).
Building the Veitch diagram, based on a graph of transitions, for function
Q+1 (Fig. 16.36), we can get the minimal form D1 = Q¯5. If to make the
counter transitions analysis for unused conditions, then we get the graph
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Fig. 16.35. Graph of transitions of a mod-10 counter, realized on the shift
register
of transitions, shown in Fig. 16.37. Depending on the current state of a
counter, it may function as a mod-10 counter on coding the internal
states, not according to set, or even as a mod-2 counter. Changing the
ﬁrst ﬂip-ﬂop function to D1 = Q¯5 ∨ Q1Q¯4 = Q5Q1Q¯4, we may make
sure, that the counter will independently leave the states, which are not
in use.
Fig. 16.36. Synthesis of a mod-10 counter on the shift register
The excitation functions D1 for some of mod-M counters, realized on
shift registers, and the excitation functions J1 and K1, (if JK-ﬂip-ﬂops
are used as a ﬂip-ﬂop Q1) are shown in Table 16.3.
Table 16.3. Excitation functions D1 for some mod-M counters
M Code sequence m D1 J1 K1
3 001 2 Q¯1Q¯2 Q¯2 1
4 0011 2 Q¯2 Q¯2 Q2
5 00011 3 Q¯2Q¯3 Q¯3 Q2
6 000111 3 Q¯3 ∨Q1Q¯2 Q¯3 Q2Q3
7 0000111 4 Q¯3Q¯4 Q¯4 Q2
8 00001111 4 Q¯4 ∨Q1Q¯3 Q¯4 Q3Q4
10 0000011111 5 Q¯5 ∨Q1Q¯4 Q¯5 Q4Q5
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Counters are often used in the code sequence generators. Let's give an
attention to the synthesis of a V-code generator of the eleven symbols
+++−−−+−−+− [34, 37] as an example. If we assign the counter by
the periodic code sequence 11100010010.11100010010, than the internal
states of all ﬂip-ﬂops will change accordingly to the V-code, i.e. the
output of any ﬂip-ﬂop may be used as the output of generator. For getting
11 diﬀerent internal states, it is necessary to use ﬁve ﬂip-ﬂops. In that
case, the V-code generator will be assigned by the graph of transitions,
shown in Fig. 16.38. Making the automata synthesis, we can get
J1 = Q¯2Q5 ·Q3Q5, K1 = Q2Q¯5 ·Q3Q¯5.
Fig. 16.37. Graph of a mod-10 counter transitions, on the shift register for
unused conditions
Fig. 16.38. Graph of transitions of a V-code generator of the eleven symbols
The schematic circuit of a generator is shown in Fig. 16.39. There are
ﬁve sequences of a V-code symbols, shifted accordingly to each other, on
the outputs Q1, Q2, . . . , Q5.
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Fig. 16.39. Scheme of a V-code generator of the eleven symbols
16.4. Reversible counters
Reversible synchronous counters have one information input, on which
the signal , deﬁning the direction of a counting (addition or subtraction)
quantity of clock signal changes from 1 to 0 (or from 0 to 1), is supplied.
Suppose from here, that the addition takes place if = 0, and the sub-
traction takes place if x = l. The binary and the binary-decimal (code
8-4-2-1) reversible counters are of the biggest practical interest.
Graph of transitions of a reversible counter with three bits is shown in
Fig. 16.40. The legs of this graph are marked by the signal values x/z1z2,
where is the input information signal; z1 is the output signal, which is
the evidence of the positive counter repletion (overﬂow); z2 is the original
signal, which is the evidence of the negative counter overﬂow.
Fig. 16.40. Graph of transitions of a binary reversible counter with four bits
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The number of signal values d = 1, counted by the counter, taking a
sign into account (counter is overﬂowed during the transition from state
011 to state 100  i.e. the positive overﬂow, and from state 100 to that
of 011  i.e. the negative overﬂow) is shown near the nodes. It is easy
to see, that a reversible binary counter executes the counting of signal
values d = 1 in the additional code. The value of signal Q3 deﬁnes the
number's sign (Q3 = 0  positive number, Q3 = 1  negative number).
Building the truth table (Table 16.4) for functions Q+r (r=1, 2, 3), z1
and z2 and the Veitch diagrams for functions Q+r and excitation func-
tions Tr of -type ﬂip-ﬂops (Fig. 16.41), basing on a graph of transitions
(Fig. 16.40), we may get
T1 = 1, T2 = x¯Q1 ∨ xQ¯1, T3 = xQ¯1Q2 ∨ xQ¯1Q¯2. (16.18)
Table 16.4. The truth table for functions Q+r
i x Q3 Q2 Q1 Q
+
3 Q
+
2 Q
+
1 Z1 Z2
0 0 0 0 0 0 0 1 0 0
1 0 0 0 1 0 1 0 0 0
2 0 0 1 0 0 1 1 0 0
3 0 0 1 1 1 0 0 1 0
4 0 1 0 0 1 0 1 0 0
5 0 1 0 1 1 1 0 0 0
6 0 1 1 0 1 1 1 0 0
7 0 1 1 1 0 0 0 0 0
8 1 0 0 0 1 1 1 0 0
9 1 0 0 1 0 0 0 0 0
10 1 0 1 0 0 0 1 0 0
11 1 0 1 1 0 1 0 0 0
12 1 1 0 0 0 1 1 0 1
13 1 1 0 1 1 0 0 0 0
14 1 1 1 0 1 0 1 0 0
15 1 1 1 1 1 1 0 0 0
Table 16.4 follows, that
z1 = x¯Q1Q1Q¯3, z2 = xQ¯1Q¯2Q3 (16.19)
If we replace the signal Q3 by the inverse signal Q¯3 in expressions
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Fig. 16.41. Synthesis of a binary reversible counter
(16.19), then we get functions P and W , which represent the trans-
fer to the next binary bit and borrow of a transfer from the next binary
bit: P = x¯Q1Q1Q¯3, W = xQ¯1Q¯2Q3. Signals and W are used for the
series switching of binary reversible counters for purpose of increasing
their capacity.
If we fulﬁll the synthesis of a binary reversible, which has 16 internal
states, than the excitation functions Tr (r=1, 2, 3, 4) and the output
functions of a counter z1 and z2 are:
T1 = 1, T2 = x¯Q1 ∨ xQ¯1, T3 = x¯Q1Q2 ∨ xQ¯1Q¯2,
T4 = x¯Q1Q2Q3 ∨ xQ¯1Q¯2Q¯3, T5 = x¯Q1Q2Q3Q¯4 ∨ xQ¯1Q¯2Q¯3Q4.
}
(16.20)
Comparing (16.20) with (16.18) and (16.19), we can make a conclusion,
that if a binary reversible counter consists of -ﬂip-ﬂops, than the ex-
citation functions Tr and functions z1 and z2 have to be deﬁned by
expressions:
T1 = 1, Tr = x¯
r−1∏
j=1
Qj ∨ x
r−1∏
j=1
Q¯j , r = 2, 3, . . . ,m.
z1 = x¯Q¯m
m−1∏
j=1
Qj , z2 = xQm
m−1∏
j=1
Q¯j ,
(16.21)
where Qm is the signal, which deﬁnes values of a sign bit.
It is easy to transform the excitation functions of T -ﬂip-ﬂops (16.21)
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to this view: T1 = 1, Tr = x¯Qr−1 ∨ xQ¯r−1, r = 2, 3, . . . ,m Derived
excitation functions may be also transformed to the form: T1 = 1, Tr =
(x⊕Qr−1) · Tr−1
Scheme of a binary reversible counter with three bits, executed on the
basis of last extensions of T -ﬂip-ﬂops is shown in Fig. 16.42. If to increase
the number of counter bits, than the structure of each counter bit is equal
to the structure of the third bit.
Fig. 16.42. Scheme of a binary four-digit reversible counter
Expressions (16.21) follow that
T1 ·H = H = H1 ∨H2, Tr ·H = H1
r−1∏
j=1
Qj ∨H2
r−1∏
j=1
Q¯j ,
where H1 = x¯HH2 = x and H1H2 = 0, i.e. we may use two clock signals
H1 and 2 in a binary reversible counter, that in aggregate with signals
of a transfer and the transfer borrow W allows to increase the counter
capacity. Thus, IC Ê155ÈÅ7 represents the four-digit binary reversible
counter, executed by the given principle. Scheme of a binary reversible
counter with eight bits, built on basis of two ICs Ê155ÈÅ7 (Q8 is a sign
bit) is shown in Fig. 16.43.
T -ﬂip-ﬂops of IC K155ÈÅ7 also have the asynchronous potential inputs
D′r (r=1, 2, 3, 4) and F ′, used for recording of any number from 0 to
15, and the asynchronous potential input R′ for setting the null-state
of a counter. Flip-ﬂops by inputs D′r, and F ′ represent the D′- F ′- ﬂip-
ﬂops. Signals of the transfer and borrowW are described by expressions:
P = H1Q1Q2Q3Q4, W = H2Q¯1Q¯2Q¯3Q¯4 and are used for triggering the
next counter.
Now pay an attention to the building principal of a binary-decimal re-
versible counter. Its graph of transitions is shown in Fig. 16.44 (the legs
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Setting
Fig. 16.43. Scheme of a binary reversible counter with eight bits on ICs
Ê155ÈÅ7
of transitions graph are marked by the signals x/PW , where õ is a signal,
which deﬁnes the counting direction; is a transfer to the next decade;
W is a borrow of the transfer from the next decade). If we make the
synthesis of a counter of T -ﬂip-ﬂops, basing on a graph of transitions,
than the excitation functions Tr and functions and W , taking the clock
signal into account, are:
T1 = H = H1 ∨H2, T2 = H1Q1Q¯4 ∨H2Q¯1(Q2 ∨Q3 ∨Q4),
T3 = H1Q1Q2 ∨H2Q¯1Q¯2(Q2 ∨Q3 ∨Q4),
T4 = H1(Q1Q4 ∨Q1Q2Q3) ∨H2Q¯1Q¯2Q¯3,
P = H1Q1Q4, W = H2Q¯1Q¯2Q¯3Q¯4,
where H1 = x¯H, H2 = xH
Fig. 16.44. Graph of transitions of a reversible binary-decimal counter
IC Ê155ÈÅ6 represents the reversible binary-decimal counter, executed
on the basis of these functions (as the reversible binary counter, the
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reversible binary-decimal counter has also the asynchronous potential
inputs D′r, F ′ and R′, where r=1, 2, 3, 4).
Scheme of a reversible counter, which consists of two decimal bits and
the sign ﬂip-ﬂop, executed on D-ﬂip-ﬂop, is shown in Fig. 16.45. Clock
signals H¯1 and H¯2 may be formed as it is shown in Fig. 16.43.
Fig. 16.45. Scheme of a reversible binary-decimal counter on ICs Ê155ÈÅ6
If counter operates without overﬂow (the peak positive and the peak
negative numbers are +99 and -100), than the value of signal Q9 = 0
is an evidence of the positive number, and Q9 = 1 is an evidence of
the negative number, recorded in the counter. Module of the negative
number (if Q9 = 1) is deﬁned as a complement of the number, recorded
in two decimal bits, to 102. For getting the module of negative numbers,
we may use ICs K155ÏÐ6.
The presence of inputs D′r and F ′ in ICs K155ÈÅ6 and K155ÈÅ7 for the
parallel code recording allows to use them in the programmable counter
mode. Scheme of a mod-M counter, which capacity is deﬁned by the
expression
M = a+ 2b+ 4c+ 8d+ 10(e+ 2f + 4g + 8h),
when using ICs K155ÈÅ6 and by the expression
M = a · 20 + b · 21 + c · 22 + d · 23 + e · 16 + f · 25 + g · 26 + h · 27
when using ICs K155ÈÅ7 (counters operate in the subtraction mode), is
shown in Fig. 16.46. Numbers, recorded in the binary-decimal counters,
have to be less or equal to number 9.
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Fig. 16.46. Scheme of a counter with the programmable counter capacity
RESUME
It is necessary to understand It should be memorized
1. The sequential logical device or
digital automaton consists of N -
triggers and that is why its state
is characterized by N -bit binary
code.
2. In general case any digital au-
tomaton can be presented by the
aggregate of two subsystems: the
ﬁrst triger subsystem, which keeps
information about prehistory of
device work; second is a combi-
national subsystem, which is for
transformation of input signals and
information about state of the de-
vice into output signals and the
ones needed for the change of au-
tomaton state.
1. A register is a sequential device
intended for write, storage and (or)
information transfer, which is rep-
resented as a multibit binary code.
2. In general case register can ex-
ecute following micro operations
with code words:
 setting into the initial state
(write of zero code);
 write of input information in a
sequential form;
 write of input information in a
parallel form;
 storage of information;
 transfer of information, that is
kept, to the right or to the left;
 readout of information, that is
kept, in a sequential form;
 readout of information, that is
kept, in a parallel form.
3. In parallel registers the receipt
and readout of words is carried out
on all digits simultaneously, their
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basic function is storage of word.
4. In the sequential registers, words
are received and transmitted bit
after a bit, they are called shift reg-
isters, as clock signals move a word
in a bit grid.
5. Sequential-parallel registers
have simultaneously the inputs
of sequential and parallel receipt
(readout) of words and can execute
mutual conversions of sequential
codes into parallel ones and vice
versa.
6. A counter is a sequential de-
vice intended for the count of input
pulses and ﬁxing of their number in
a binary code.
7. Any counter can be executed as
synchronous, asynchronous poten-
tial or asynchronous pulse automa-
ton.
8. In digital schemes counter can
execute following micro operations
with code words:
 setting into the initial state (zero
code write);
 write of income information in a
parallel form;
 storage of information;
 readout of information, that is
kept, in a parallel form;
 increment is increase of kept code
word on unit;
 decrement is diminishing of kept
code word on unit.
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9. Mod-M count, which character-
izes the maximal number of pulses
after arrival of which a counter is
set in the initial state, is the main
parameter of the counter.
10. Mod-M synchronous counter
is a digital synchronous automa-
ton without the inputs that has
M diﬀerent internal states, which
are changed cyclically under act of
clock changes from 1 to 0 (or from
0 to 1).
11. Reversing counters can exe-
cute both addition and subtraction
of pulses incoming on their input
depending on the control signal,
which switches a counter either in-
to the mode of summing or sub-
traction.
It is needed to be able:
Use the sequential logical devices for the solving problems: count of puls-
es number; temporary storage of information; conversion of the contin-
uous signal, set by consecution of pulses, into a parallel binary code or
set of control signals; distribution of incoming signal frequency etc.
16.5. Tasks for current testing
16.5.1. Questions for monitoring
X What a shift register is and what operations can we exe-
cute with help of the register?
X With what signs is it possible to classify registers?
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X Present basic parameters and signs of counters classiﬁca-
tion.
X Explain the principle of sequential register operation.
X Explain principle of parallel register operation.
X What is the M-mod?
X How the increase of counters speed is achieved?
X Point the scheme of mod-7 counter on D- and T -ﬂip-ﬂops.
X Point the scheme of mod-7 counter by on D- and JK-ﬂip-
ﬂops.
X Point the scheme of binary counter by mod 2m.
X Point the scheme of mod-5 counter by on a shift register.
X Explain principles of reversible counter operation.
X In a reversible counter a number 1100 is written down. In
the mode of subtraction deﬁne next two numbers after the
receipt of income impulses.X How the previous set of counter
is carried out?X Explain operation principles of counter with
the variable coeﬃcient of scaling.
16.5.2. Problems for independent and individual solution
X Build synchronous counter with Ì=5 on JK-ﬂip-ﬂops
X Build a synchronous counter with Ì=3 on D-ﬂip-ﬂops.
X Build a counter with Ì=5 on RS-ﬂip-ﬂops.
X Build a synchronous counter with Ì=12 on JK-ﬂip-ﬂops.
X Build a counter with M=5 on JK-ﬂip-ﬂops for non-
weighed coding of states (0→ 1→ 5→ 7→ 6←↩).
X Build counter with M=5 on RS-ﬂip-ﬂops for non-weighed
coding of states (0→ 1→ 5→ 7→ 6←↩).
X Build counter with M=5 on D-ﬂip-ﬂops for non-weighed
coding of states (0→ 1→ 5→ 7→ 6←↩).
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CHAPTER17. INTEGRATED CIRCUITS
OF MEMORY DEVICES
The registers are usually used for short-term storage of code words small
contents. Memory devices (storage devices) performed on special ICs are
used if storage of information large contents or long-term one is required.
Application of memory devices (or memory) using IC allows maximally
to simplify hardware of electronic devices.
By realized functions, memories can be classiﬁed on read-only memory
(ROM) and read and write memory (random-access memory  RAM) or
main memory.
Memories used for storage of information obtained in process of device
operation, and providing comparison of their reading and writing speed
are classiﬁed as RAM.
RAM's can be executed both static and dynamic. In static RAM, the
written information is permanently stored in allocated for it place and
isn't ruined at its reading. Destruction of information is possible only
with its forcible erasing or power supply disconnecting.
In dynamic RAM, information permanently circulates in array assigned
for its storage. Reading information is accompanied by its destruction at
that. For information integrity, it must be rewritten again.
For denomination of IC RAM on electric schematic circuits abbreviation
RAM is used.
17.1. Integrated circuits of static and dynamic RAM
Static IC
Typical variant of static RAM IC structural constructing is showed in
Fig. 17.1. Relatively simple memory IC Ê561ÐÓ2 (564ÐÓ2) with capac-
ity of 256 bytes is chosen as example. Block diagram contains matrix of
storage, decoders of rows (lines) addresses code A0−A3 (A0  low order
bit) and of column ones A4 − A7, keys of column selection and input-
output device (I/O device) realized on the same silicon crystal. Regime
of IC is controlled by CS (IC choice) and W/R (writing-reading) signals.
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Matrix of storage contains 256 memory elements (ME) located on the in-
tersection of 16 rows and 16 columns. Each ME is a static ﬂip-ﬂop which
can be realized on the basis of bipolar or MDS-transistors. It depends
on IC technology. In this case IC 561ÐÓ2 is made by CÌDS-technology,
therefore ﬂip-ﬂop is in its base (Fig. 17.2) on ÌDS-transistors of comple-
mentary type which have channels with diﬀerent types of conductivity:
VT1, VT2  channels of n-type, VT3, VT4  channels of -type. Flip-ﬂop
has two paraphase connected inputs-outputs. By switching transistors
VT5, VT6 ﬂip-ﬂop is connected to bit lines BL1, BL0, by which infor-
mation is entered the ﬂip-ﬂop when writing and is taken oﬀ it, when
reading in paraphase representation form: BL + 1 = D,BL0 = D¯.
Switching transistors are connected to address bus by the gate. At row
violation by signal of selection X = 1, which is taken from the output of
rows addresses decoder, switching transistors open and connect ﬂip-ﬂop
inputs-outputs to bit lines.
At no-signal row selection i.e. at X = 0, switching transistors are closed
and the ﬂip-ﬂop is isolated from bit lines. Regime of access to ME for
information writing or reading and regime of information storage are
realized as matrixes in this way.
Power supply is necessary in a ﬂip-ﬂop for integrity of the information,
i.e. ﬂip-ﬂop of such type is energy dependent. If power supply is present,
ﬂip-ﬂop is able to keep its state as long as possible. Flip-ﬂop is triggered
into one of its two possible states by signals proceeding by bit lines in
writing mode: at D = l (BL1 = 1, BL0 = 0) VT1, VT4 are opened,
VT2, VT3 are closed, at D = 0 (BL1 = 0, BL0 = 1) transistors change
their states onto the reverse. In the mode of reading the BL are in
conditions with high resistances and take potentials of ﬂip-ﬂop's branches
transmitting them later across the I/O on the output of IC DO,DO. At
that, information stored in ﬂip-ﬂop is not destroyed.
The peculiarity of CMDS ﬂip-ﬂops is in the fact, that they consume
law power from power supply in storage mode as at any ﬂip-ﬂop state
one transistor, top or bottom is closed. In access mode, if elements of
matrix, decoders and other functional components of integrated circuit
are switching, its power consumption level increases on two-three orders.
For access to IC for 0 or 1 writing it's necessary to carry this information
to the input D1, to give address code A{A0−A7}, enabling (resolution)
signal and signal W/R which corresponds to writing mode. At shown
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signals given row Xi chosen by row address decoder, becomes excited
and as a result access by bit lines to all ME of given row opens.
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At the same time one of the outputs Yj of column address decoder be-
comes excited and opening corresponding transistors V Tj0, V Tj1 in the
block of column selection, commutates selected column at I/O. Signal
CS = 1 opening keys VT0 and VT1 provides access to bit lines of this
column from the direction of I/O. Signal W/R=1 realizes I/O tuning for
receipt of signal from D1 input.
Access to the IC for reading occurs similarly but at signal W/R=0.
In the most memory ICs, I/O contains output switching forming ampli-
ﬁer able to take three conditions: two functional corresponding to 0 or
1 and third one with high resistance. The output is almost disconnected
from information receiver in the third state, e.g. from data bus. Example
of such an element is given in Fig. 17.3 a. Element is an inverter on the
transistors VT1, VT2 complemented by two switching transistors VT3,
VT4, providing realization of the third output state. Signal V manages
the keys state: at V = 0 both keys are closed and output is in condition
with high resistance, at V = 1 the keys are opened and circuit provides
its inverting functions transmitting information read from selected ME
at the output DO IC. Internal circuit forms signal V adding to it value
caused by signals CS and W/R: if given code is realized in IC, then
V = CS +W/R. If there is one more input of signal gating OE = 0,
such as in IC ÊÐ537ÐÓ8, condition of output controlling will be written
in the form:
V = CS +W/R+OE or V = CS × W¯/R×OE
IC possessing output on three states allows connecting information input
and output for their connection to the common data bus.
Time diagrams given in Fig. 17.4 illustrate the work of IC of static
RAM in dynamic mode. The diagrams deﬁne sequence of address and
controlling signals while writing and readings, as well as time intervals
between diﬀerent signals and signal durations: time of write-read cycle
(tcycle.W/R), duration of signals CS (IC selection) τdur.sel and duration
of pause between them τinterval, time of signal CS set relatively to the
address τadr.set, time of address saving after CS signal τadr.save, time of
address selection τadr.sel or time of IC selection τsel.IC etc.
It is necessary to notice on the requirements to the form of control signals
CS and W/R. In asynchronous static RAM, these signals can be given in
392
In Out
a b
Fig. 17.3. Invertors on CMDS- transistors à  with an output on three
states; b  with protective circuit at the input
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Fig. 17.4. Time diagrams of static RAM
the form of voltage levels responding to 0 or 1 depending on regime, and
in circuits with clock pulses - in the form of a pulse, moreover impulse
representation requirement is usually related to the signal CS.
IC Ê561ÐÓ2, which time diagrams are given in Fig. 17.4, concerns to
the group of cycling ones. ICs of Ê537 family, some ICs of K132 family
etc., are also belonging to this group. Many ICs of static RAM are asyn-
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chronous. The most part of time parameters characterizing duration of
controlling signals and their phase shifts are not regulated.
It is also necessary to take into consideration the signal value, at which
function initiated by it, is carried out: e.g., writing of information into IC
Ê561ÐÓ2 takes a place at signal W/R=1 (look Fig. 17.4), and reading 
at W/R=0; IC of Ê537 family and others, require reverse values of W/R
signal when fulﬁlling the same functions: W¯/R = 0 at writing, W¯/R = 1
at reading. Indication to active signal value contains its designation: if
there is an inversion sign, then active value is 0, in other case active
value is 1.
Block diagram from Fig. 17.1 is an example of realization of static RAM
with one-bit organization. Such a type of ICs predominates in the modern
nomenclature of memory ICs (Table 17.1). At the same time, ICs of
static RAM with multi-bit word organization get more and more active
development. Let us look at the principle of such ICs building by the
example of IC ÊÐ537ÐÓ8 with information capacity 2Ê×8 bits (look
Fig. 17.5). It includes matrix of storage with 128×128 ME, registers
and decoders of rows and columns address codes, ampliﬁers of writing-
reading, control device and input-output device. Flip-ﬂop on CMDS 
transistors is used as ME (see Fig. 17.2).
Storage is divided into eight sections with 128?16 ME in each. Four low-
order bits of address code A0 − A3 select one column in each section
and commutate them to I/O. Control of input-output devise is done
by signals CS,OE and W¯/R, preliminary processed by control device.
Due to Table 17.2 subject to the values of controlling signals, IC is able
to operate in one of three modes: writing, reading and stand-by. In the
writing mode, information proceeds to the chosen memory cell by 8-digit
code across I/O and write-read ampliﬁers. Under reading, information
from chosen memory cell ﬂows to I/O and across it  to the outputs.
Output enabling signal OE allows forbid outputting information in the
reading mode: at OE = 1 inputs-outputs take the third state with high
resistance, so an information at outputs is absent.
In the stand-by mode power consumed by ICs from the power supply,
decreases more than in 1000 times.
Nomenclature of domestic ICs of static RAM is enough representative
and various to satisfy wide range of requirements (look Table 17.1). It
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Table 17.1. Attributes of IC families of static RAM
Family Capacity, bits TcycleW/R, Usup, Psup, Technology
ns V W
Ê500 16õ4, 64õ4 40 -5,2 0,6. . . 1,1 ECL
1Êõ1, 4Êõ1
Ê1500 64õ4, 1Êõ1 9. . . 45 -4,5 0,6. . . 1,1 ECL
4Êõ1,16ÊÕ1
Ê541 4Êõ1, 1Êõ4 100. . . 170 5 0,3. . . 0,5 SL-TTL
8Êõ1,16Êõ1
Ê132 1Êõ1,1Êõ4 55. . . 85 5 0,4. . . 0,9 n-MDS
4Êõ1,16Êõ1,
64Êõ1
Ê537 1Êõ1, 4Êõ1 110. . . 500 5 0,02. . . 0,2 CMDS
2Êõ8, 1Êõ4
Ê134 1Êõ1 1000 5 0,6 SL-TTL
Ê185 64õ1, 1Êõ1 300. . . 500 5 0,4 SL-TTL
256õ1
Ê581 2Êõ8, 4Êõ4 120. . . 200 5 0,46 CMDS
Ê155 256õ1,1Êõ1 45. . . 90 5 0,9 TTL- ECL
Ê561 256õ1 800 6-12 0,15 CMDS
Ê176 256õ1 900 9 0.02 CMDS
Ê565 256õ1 450 5 0,4 n-MDS
includes families of the most fast memory ICs produced by technologies
ECL (Ê500, Ê1500), n-MDS (Ê132), TTL (Ê155) with the access cycle
time from 9 to 90 ns, and families of CMDS ICs with comparatively
small speed of operation tcycle.W/R=100. . . 800 ns but with considerably
smaller level of consumed power: Ê537, Ê581, Ê561, Ê176. This attribute
of CMDS ICs makes them perspective for use in devices with limited
energy resources and also for constructing of power independent RAM.
ICs from K537 family have the most developed functional structure
among CMDS ICs. Its place among other families by some character-
istics is seen from Table 17.1. Table 17.3 gives more detail information
on it.
Family functional sequence contains more than 15 IC types diﬀered by
information capacity (from 1024 to 16 384 bit), by organization (one-
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Table 17.2. Truth table
CS W/R A0 −A7 DI DO Mode of operation
1 X X X Z Storage (Stand-by)
0 1 A 0 Z Writing
0 1 A 0 Z Writing
0 0 A X D, D¯ Reading
Notice. Õ  arbitrary state (0 or 1); Z  state with high resistance;
D  data.
bit and byte), by operating speed (more than in 5 times), by level of
consumed power. There are also diﬀerences in system of control signals
and in constructional design.
Table 17.3. Dynamic parameters of K537 family ICs in the range of
temperatures -10. . . +70◦, ns
Type of IC tcycle.W/R tIC.sel tadr.set τdur.sel τ¯interv tadr.save
not less not less not less not less not less not less
ÐÓ1À 1300 900 200 900 400 200
ÐÓ1Á 2000 1400 300 1400 600 300
ÐÓ1Â 4000 2800 600 2800 1200 600
ÐÓ2À 500 390 20 390 110 90
ÐÓ2Á 670 560 20 560  90
ÐÓ3À 290 300 40 230 60 20
ÐÓ3Á 210 200 40 150 60 20
ÐÓ6À 340 220 20 220 120 100
ÐÓ6Á 530 400 20 400 130 110
ÐÓ8À 350 200 70 220 130 60
ÐÓ8Á 530 400 70 400 130 60
ÐÓ9À 400 220 20 220 180 160
ÐÓ9Á 580 400 20 400 180 160
ÐÓ10 180 170  300  
ÐÓ13 200 200    
ÐÓ14À 110 110 25 70  25
ÐÓ14Á 180 180 35 130  25
Notice. ICs ÊÐ537ÐÓ13, Ê537ÐÓ14 À, Á are asynchronous,
the other are cyclic.
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Fig. 17.5. Structure of IC of static RAM with word organization
General properties of K537 family ICs are: single supply voltage 5 V,
TTL-levels of input and output signals, output with three conditions,
high interference immunity, considerable allowable load capacity (200 pF
and more), low power consumption which is almost three order less at
storage than at access, ability to save written information at lowered to
2. . . 3 V supply voltage.
This ability of CMDS ICs of all families is widely used for making mem-
ory devices energy independent i.e. ability to save information at failures
and supply disconnection. For this purpose low-voltage buﬀer power sup-
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ply with voltage 2. . . 3 V is connected to the IC power leads through the
switch, for example semiconductor diode, in static RAM. Under normal
regime of power supply diode is closed but after disconnection of ba-
sic power supply diode opens and provides connection of buﬀer voltage
source to the ICs. At the time, it is necessary to provide isolation of stor-
age over the information circuits by the value of inhibition level at the
input of CS not to damage information saving there. For increasing of
information storage time in emergency mode, it is necessary to decrease
ICs current consumption, to increase capacity of low-voltage small-size
supplying elements and decrease current of their self-discharge. E.g. esti-
mated information storage time by the IC ÊÐ537ÐÓ3À under the work
from electrical element ÑÖ-32 (1,57 V, 110 mA (h)) subject to element
self-discharge is thousands of hours.
In the memory devices on the ICs of Ê537 family for power consump-
tion lowering, we need to provide ability of automatic switching of power
supply in the storage mode from the basic 5V source to the low-power
buﬀer one which provides only power supply of RAM ICs at the lev-
el enough for integrity of information. It is necessary for decrease of
supplied power. For ICs Ê537ÐÓ1, ÊÐ537ÐÓ8 it is permitted to de-
crease voltage to 3 V, for ICs ÊÐ537ÐÓ6, Ê537ÐÓ9  to 3.3 V and for
ICs ÊÐ537ÐÓ4, ÊÐ537ÐÓ13, Ê537ÐÓ14  to 2.2 V. ICs ÊÐ537ÐÓÇÀ
(11 µW ), ÊÐ537ÐÓ6À (115 µW ), Ê537ÐÓ13 and Ê537ÐÓ14 (100 µW )
consume the lowest power from the low-voltage power supply.
ICs on MDS-transistors of any type are sensitive to the inﬂuence of static
electricity because of high input resistance. Moreover, even short-term
increase of input voltage with unacceptably high level may cause electri-
cal breakdown of dielectric thin layer under the gate. For protection from
harmful inﬂuence of over-voltage, all the inputs of ICs are defended by
the diode-resistance circuits built into chip (look Fig. 17.3 b). Protecting
circuits are built by scheme of series connection of two diodes VD1, VD2
and resistor R of current limiting. Diode VD1 protects from the inﬂuence
of high positive potential. This diode at the opening ﬁxes input voltage
at the level of power supply voltage. High negative potential opens diode
VD2 which restricts it by safe for IC level.
For many types of CMDS ICs and particularly for ICs of K537 fami-
ly there is a risk of thermal breakdown of - chip junctions because of
"thyristor eﬀect".
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Nature of this phenomenon is that at increase of voltage in power bus
to 11. . . 12 V because of current ejections at switching on and due to
buses inductivities inﬂuence, as well as at excess of supply voltage by
input signal inside chip, parasite bipolar p-n-p-n structures are activated
and because of positive feedback by source current circuits, uncontrolled
source current increasing eﬀect, close to similar phenomenon in thyristors
at the moment of their switching, can appear. As there are no load
resistors with current limitation in CMDS-structures, current increasing
results thermal breakdown development in chip and, as a result, failure
of IC.
After increasing of ICs integration level, danger of thyristor eﬀect appear-
ance is increased. In some types of ICs, there is practically no considered
eﬀect, particularly in some ICs of K561, 564 families, in some ICs of K537
family, for example, ÊÐ537ÐÓ6 and other. In structures of these ICs the
so called "guard circuits" of parasite transistors bridging are formed
and thyristor eﬀect is removed due to this. For ICs without protection,
constructive actions for thyristor eﬀect prevention should be done: to
decrease supply buses inductivity, exclude closeness to high-current ICs
etc.
At application of memory ICs produced by CMDS-technology, particu-
larly ICs of K537 family, it is necessary to hold order of supply switching
and input signals entering: at ﬁrst supply voltage must be switched on.
At RAM block switching oﬀ, input signals (address, controlling and infor-
mation ones) must be taken oﬀ and then voltage source must be switched
oﬀ. It is necessary to provide condition by which signals voltage has not
to exceed IC supplying voltage.
ICs of K537 family work in writing, reading and storage modes. Signal
values in named modes are given in Table 17.4 for IC Ê537ÐÓ1, in
Table 17.5 for ÊÐ537ÐÓ2, ÊÐ537ÐÓÇ, ÊÐ537ÐÓ6, Ê537ÐÓ14 ICs, in
Table 17.6 for ÊÐ537ÐÓ8, Ê537ÐÓ9, ÊÐ537ÐÓ10 and in Table 17.7 for
ICs ÊÐ537ÐÓ13.
Comparison of dynamic ICs parameters shows that in K537 family, ICs
ÊÐ537ÐÓ10 and Ê537ÐÓ14 are the fastest. Circuits Ê537ÐÓ14 and
ÊÐ537ÐÓ13 are asynchronous. Except this, all the ICs of K537 fami-
ly are cycling: signal CS must be in writing and reading modes, and
signal W¯/R is allowed to have form of level or voltage impulse as it is
shown in time diagrams in Fig. 17.6.
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Table 17.4. Truth table
CS W/R A0 −A9 DI DO Operation mode
0 X X X Z Storage
1 1 A 0 1 Writing 0
1 1 A 1 0 Writing 1
1 0 A X D¯ Reading
Table 17.5. Truth table of ÊÐ537ÐÓ2(ÐÓ3, ÐÓ6, ÐÓ14)
CS W/R A DI DO Operation mode
1 X X X Z Storage
0 0 A 1 1 Writing 1
0 0 A 0 0 Writing 0
0 1 A X D Reading
Table 17.6. Truth table of ÊÐ537ÐÓ8
CS OE W/R A0 −A10 DIO0 −DIO7 Operation mode
1 X X X Z Storage
0 X 0 A 1 Writing 0
0 X 0 A 0 Writing 1
0 1 1 A Z Reading without
ejection
0 0 1 A D0 −D7 Reading
Table 17.7. Truth table of ÊÐ537ÐÓ13
CS W/R A0 −A9 DIO0 −DIO3 Operation mode
1 X X Z Storage
0 0 A 0 Writing 0
0 0 A 1 Writing 1
0 1 A D0 −D3 Reading
In reading mode information at output appears after time tsel.IC after
negative signal CS jump (look Fig. 17.6 b). Address selection time will
consist of tsel.IC and tadr.set which values are given in Table 17.3.
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Fig. 17.6. Time diagrams of IC ÊÐ537ÐÓ2 in writing and reading modes
ICs ÊÐ537ÐÓ8 and ÊÐ537ÐÓ10 have extra control signal OE (resolu-
tion by output): at this signal supply simultaneously with signal CS,
signal appearance time counting begins from signal CS = OE negative
jump. There is a possibility of strobing output information by signal
OE, entered with some delay relatively to signal CS. In this case at
OE = 1, i.e. to the moment of this signal enter, outputs are in the third
state even at CS = 0 (look Table 17.6). Only at the moment of sig-
nal OE coming, outputs are passing to the functional state: after time
tsel.E information, being read will appear at the outputs. In this mode
address selection time is deﬁned by relations: tadr.sel = tset,.adr + tsel.OE
or tadr.sel = tset.IC.dr. + tset..IC + tsel.E. Mention that tset..IC is not reg-
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ulated, its values are set due to operating conditions of IC in the device
structure.
Circuit ÊÌ581ÐÓ5 Á, Â, Ã is also done by CMDS- technology. It repre-
sents static asynchronous RAM with capacity 2Ê×8 bits. Its truth table
corresponds to Table 17.6. Circuit electrical characteristics are given in
Table 17.2. It should be added that circuit is diﬀerentiated into groups
Á, Â, Ã by time parameters value: write (read) cycle time makes up 120
ns (Á), 150 ns (Â), 200 ns (Ã), i.e. group Á ICs have the biggest opera-
tion speed. Output current is 4 mA. Output is constructed according to
circuit with three conditions.
K132 family consist of high speed static RAM ICs: access cycle time for
the most ICs lie in the range of values 55. . . 85 ns (Table 17.1). ICs are
executed by n-channel MDS-technology and diﬀer by variety of structural
and circuitry solutions, electrical parameters, case constructions.
However ICs of K132 family have a number of similar properties, im-
portant for its practical use: common supply voltage 5 V, TTL input
and output 0 and 1 voltage levels: input are correspondingly not higher
than 0,8 V but not lower than 2 V, output are not higher than 0.4 V
but not lower than 2.4 V; presence of outputs with three states, common
control signal system: CS,W/R; ability to operate on bigger capacitive
load (from 100 to 600pF for diﬀerent ICs types), ability of power con-
sumption level lowering at passing to storage mode in 3-5 times, and up
to 20 times in some ICs.
By its structure K132 family circuits are close to considered ICs of Ê561,
Ê537 family: they consist of matrix type storage device, address code
registers and address decoders, input-output device, rows and columns
selection switches block. In realization of named elements there are also
many common solutions.
In particular, all inputs are address, controlling, information, have ampli-
ﬁers built by the scheme (look Fig. 17.7 a) of inverter on two transistors
VT1, VT2 with protection in the form of resistor-transistor circuit R,
VT3. The guard transistor VT3 protects transistor VT1 input from stat-
ic electricity eﬀect by its p-n junction drain-substrate and protects from
abrupt voltage surges on inputs by its output capacity, which together
with resistor forms integrating circuit.
Input ampliﬁers-formers have high operation speed, which is provided by
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transistor VT2 operation mode choosing and bias voltage of substrate
Ubias = −2.7 V. Transistor VT2, which has built-in n-type channel, is
normally opened and at VT1 switching oﬀ, passes to current genera-
tor mode. At switching VT1 on, the capacity discharges as well across
channel of opened transistor VT1 with low resistance.
In
Out
sh
sh
OB
OB OB
OB
a
b
c
Fig. 17.7. Functional elements of static RAM on n-MDS-transistors circuits:
à  input inverter; b  memory element; c  write-read ampliﬁer
Built-in chip converter forms voltage of p-substrate negative bias from IC
supply voltage 5 V. This voltage reduces transistors switching threshold
and reduces source currents level inside chip.
Static ﬂip-ﬂop (Fig. 17.7 b) on four transistors VT1-VT4 and two switch
transistors VT5, VT6, which gates are connected to address bus, and
drains to bit lines, is used as ME. At i = 1, switching transistors open
and connect the ﬂip-ﬂop to bit lines. At writing, bit lines transmit its
potential to nodal capacities C and provide triggering ﬂip-ﬂop into state
corresponding to information being written. This process was described
at CMDS-ﬂip-ﬂop learning (look Fig. 17.2). Similar calling to ME oc-
curs at reading as well, but in this case, the ﬂip-ﬂop is transmitting its
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potential to bit lines with high resistance.
Distinctive feature of n-type MDS memory of ICs structure, particularly
circuits of K132 family, is presence write-read ampliﬁer of ﬂip-ﬂop type
in each column (look Fig. 17.7 c). The ampliﬁer controls the internal
signal F : transistor VT5 opens at its coming and equalizes ﬂip-ﬂop two
inputs-outputs potentials. That is preparation of ampliﬁer to informa-
tion receiving. At reading information from chosen ME asymmetry is
created on bit lines BL0, BL1, which inﬂuences the branches condition
of ampliﬁer, connected to these bit lines. At moment of signal F taking
oﬀ, if transistor VT5 closes, the potentials asymmetry implemented by
bit lines will deﬁne condition to which ﬂip-ﬂop-ampliﬁer will switch. As
a result weak information signal, obtained from ME output, will be am-
pliﬁed and transmitted to input-output device. Ampliﬁer is formed of
transistors diﬀering from ME transistors by higher currents level.
At one time with amplifying signal, being read, the ﬂip-ﬂop-ampliﬁer
prevents possibility of information destruction in chosen ME as it is
providing charge recovery (regeneration) of ME ﬂip-ﬂop nodal capac-
ities. In some circuits, ÊÐ132ÐÓ6, Ê132ÐÓ10 for example and other,
ME is executed on ﬂip-ﬂop, in which resistors with high resistance (up
to 109 Ohm).are formed instead of loading transistors. With such tech-
nology, the higher integration level is managed to provide and, then, to
increase memory IC information capacity. Moreover, IC consumed power
is decreased in storage mode.
Resistors with high resistance utilizing in ﬂip-ﬂop circuit became possible
thanks to n-channel technology improvement and thereupon decreasing
source parasite currents in the chip structure up to picoampere values.
Output ICs stages are built by scheme of inverters with three conditions,
which form TTL-levels.
Circuits of K132 family operate in write, read and storage modes. The
truth tables of all K132 family ICs, except of ÊÌ132ÐÓ8, correspond to
the Table 17.5 content. Truth table of circuit ÊÌ132ÐÓ8 (see Table 17.7)
has diﬀerences caused by the fact that this IC inputs and outputs are
connected. IC ÊÐ132ÐÓ6 has "Read-modiﬁcation-write" mode in addi-
tion to named ones. The distinctive features of this mode are discovered
in IC operation dynamic and are seen in time diagrams.
On realizing named modes, requirements to the presentation form of
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control signal of IC selection enable (resolution) signal CS and access
mode signal W/R must be taken into account. By this attribute, static
RAM ICs are divided onto asynchronous and cyclic. ICs ÊÐ132ÐÓ4À,
Á, ÊÌ132ÐÓ5À, Á and ÊÐ132ÐÓ6À are cyclic (ÊÌ132ÐÓ5À, Á  only
in write mode), other ICs of this family are asynchronous. Time dia-
grams for cycle (clock) ICs are similar to diagrams in Fig. 17.6. Remind
that signal CS or W/R is given by impulse in cycle ICs when writing
and reading information. At circuitry realization of IC signals time di-
agrams we should follow temporal elements values, the main of which
are given in Table 17.8. Address, control and information signals in the
IC ÊÐ132ÐÓ4 and ÊÐ132ÐÓ6 are ﬁxed on output ampliﬁers-ﬂip-ﬂops
by signal CS negative jump (diﬀerential). Therefore, required hold time
of named signals relative to signal CS for their "passion" by input ﬂip-
ﬂops must be provided. After ﬁxation, signals can take optional values,
for example, values for next calling cycle.
Table 17.8. Dynamic parameters of Ê132, ÊÐ132 ICs family (in
temperature range -10. . . +70◦), ns
IC type tcycle.W/R tadr.sel tsave τW , τdur.sel tadr.set, Pcons,
DI.M W
ÐÓ2À 650 650 100 400   0,4
ÐÓ2Á 950 950 100 400   0,44
ÐÓ3À 75 75 10 55   0,66
ÐÓ3Á 75 125 10 55   0,55
ÐÓ4À 55 33   33 5 0,47
ÐÓ4Á 100 70   70 5 0,47
ÐÓ5À 85 85 10 55 70  0,9
ÐÓ5Á 120 120 10 60 105  0,9
ÐÓ6À 75 45 10 25 45 25 0,44
ÐÓ6Á 120 70 10 40 70 40 0,44
ÐÓ8À 70 70 5  55  0,8
ÐÓ8Á 120 120 5  55  0,8
ÐÓ10 70 55     0,42
Note. Circuits ÊÌ132ÐÓ5À, Á; ÊÐ132ÐÓ4 À, Á;
ÊÐ132ÐÓ6 À, Á are cyclic, the other  asynchronous.
Signals CS and W/R of asynchronous RAM ICs can be given by level
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0 or 1. In this case, temporal processes in IC deﬁne address signals. In
asynchronous ICs, control signals can be given also by impulses. Then
requirements to its minimal duration (Table 17.8) should be taken into
account.
"Read-modiﬁcation-write" mode combines two modes and provides in-
formation reading from the selected ME and new information writing
into the same ME, in one cycle (Fig. 17.8). IC access cycle time in this
mode is bigger. Number of considered time parameters, being taken into
account also increases.
adr.setBM
BM
cycleW
W
Fig. 17.8. Time diagrams of static RAM IC in "Read-modiﬁcation-write"
mode
For maximum IC operation speed it is necessary to form address and
control signals with leading edge duration 2 ns.
The current consumption decreasing in 3-5 times takes place in storage
mode in many K132 family ICs. ICs Ê132ÐÓ6 and ÊÌ132ÐÓ8 are pos-
sible to decrease power consumption in many times (more than in 10
times) because of supply voltage switching oﬀ, but keeping its level at
output CS being 5 V. In this mode only supply of storage and bias sub-
strate former is provided, other IC functional units are in disconnected
mode.
Ê155, K134, Ê541, Ê185, Ê500, Ê1500 and other family contain ICs,
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produced by bipolar technology methods. Among these methods TTL-
technologies are applied most widely, now mostly STTL (Ê531, Ê1531,
Ê1533 and other family), ECL-technologies (Ê500, Ê1500 family), tech-
nologies SL in connection with TTL (Ê185, Ê134, Ê541 and other.), TTL
with ECL (Ê155) etc. Named technologies are diﬀering by circuitry solu-
tions, accepted for static OMD ICs. These technologies are uniﬁed by the
fact, that the main active component of these circuits is bipolar junction
transistor with diﬀerent physical & engineering properties: classic n-p-n
or p-n-p transistors, transistors with Schottky diodes connected in par-
allel with collector junction (Schottky transistors), tiristors, transistors
with injection supply and other.
K541 family contains static RAM ICs with capacity 4Ê×1, 8Ê×1,
16Ê×1, 1Ê×4, average operation speed asynchronous types (Table 17.1).
These family ICs have supply voltage 5, TTL input and output levels,
output on three states and are characterized by high power consumption
level relatively to ICs of K132 family, at that ICs have not property to
decrease power consumption in storage mode.
Structure of ICs contains all functional units of its typical building vari-
ant (look Fig. 17.9). Static ﬂip-ﬂop on four transistors, two of which, VT3
and VT4, are injectors of transistors VT1 and VT2 correspondingly, is
used as memory element. Address bus signals Xi and bit lines BL0, BL1
signals control transistors with two emitters. At i = 0 ﬂip-ﬂop is in a
storage mode, as at that ﬂip-ﬂop arms (branches) condition is ﬁxed. At
i = 1 both emitter junctions are connected to address bus, close and
ﬂip-ﬂop state depends on bit lines potentials: at low rows potential in
reading mode, current will ﬂow into one of them, namely into that, from
side of which transistor is opened; in the other one will be no current.
Information is supplied to the ﬂip-ﬂop arms at writing by buses in the
form of paraphase signal BL1 = D,BL0 = D¯. An asymmetry in rows
potentials will cause ﬂip-ﬂop triggering to condition, caused by rows
potentials: for example, at BL1 = 0, BL0 = 1 (0 writing) VT2 will open,
across it VT4 injector current will ﬂow to the row and transistor VT1
will close. At writing 1 transistors state changes to reverse.
Output and input circuits are fulﬁlled on TTL elements, since functional
units with SL low threshold have low interference immunity and, except
of that, are not matched by voltage levels with the elements of another
logic types. Variant of output stage with three states (look Fig. 17.8-
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9 c) is executed by TTL circuit of complicated inverter with additional
elements VD1, VD2, VT2, required for the third output state providing.
Controlling signal V depends on output signals CS and W/R, inﬂuences
transistor VT2 output, closes it at V = 0 or opens at V = 1. In third
condition output is at V = 1, if inputs bridging by opened transistor
VT2 will cause transistors VT5, VT3 and therefore VT4 closing.
ICs of K541 family operate in storage, write and read modes. Conditions
of these modes realization are given in Table 17.5. Correspondingly to
read mode condition: CS = 0,W/R = 1, control signal must be formed
due to expression: V = CS ·W/R or CS +W/R.
The input ampliﬁers-formers are built by similar circuit but without
VD1, VD2, VT2. For operation speed increase input ampliﬁers are also
made by scheme TTL-ECL (look Fig. 17.9 d). An advantage of this
scheme is that it realizes transistors operation speed to the maximum at
the expense of its saturation limitation and switching by emitter current
which doesn't depend on input inﬂuence.
ICs of K541 family refer to asynchronous: signals CS and W/R can be
given both by level and by pulse. ICs parameters are given in Table 17.9.
Table 17.9. ICs of Ê541, ÊÐ541 family parameters at temperature
25◦Ñ, ns
IC Capacity, tcycle.W/R tadr.sel, tset.W.adr tsave.adr.W τW tset.W
type bits not more not more not more not less not not
than than than than more more
than than
ÐÓ1 4Êõ1 155 120 45 50 60 90
ÐÓ1À 4Êõ1 130 70 30 50 50 90
ÐÓ2 1Êõ4 140 120 50 30 60 60
ÐÓ2À 1Êõ4 140 90 50 30 60 60
ÐÓ3 16Êõ1 170 150 60 50 60 90
ÐÓ3À 16Êõ1 150 100 60 30 60 90
ÐÓ31 8Êõ1 170 150 60 50 60 90
ÐÓ31À 8Êõ1 150 100 60 30 60 90
RAM ICs of Ê134, Ê155, Ê185 family has a lot of similar with viewed.
All of them are static asynchronous RAM, that's why they are simple in
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Fig. 17.9. Functional elements of static RAM IS on bipolar transistors:
à  memory element SL; b  ÒÒL memory element;
c  inverter with three state output; d  ÒÒL-ECL input former;
e  inverter with open collector input
application. Main characteristics of these ICs are given in Table 17.1.
IC Ê155ÐÓ7 with capacity 1Ê×1 bits, asynchronous, has increased op-
eration speed: its calling cycle time is 45 ns. It is attained by utilizing
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ÒÒL and ECL elements in IC structure, particularly memory element is
static ﬂip-ﬂop on transistors with two emitters (look Fig. 17.9 b) with
nonlinear load, and input and output stages are implemented with con-
jugate circuitry as it is shown in Fig. 17.9 d. This IC truth table and
operation dynamics are similar to ICs of K541 family.
IC Ê134ÐÓ6 with capacity 1Ê×1 bits is got by SL-TTL-technology. Its
particularity is that output is built by circuit with opened collector (look
Fig. 17.9 e). Such an output presence makes it impossible to combine
information inputs and outputs. At several ICs combining by outputs,
"wired OR" circuit with connecting to power supply connection point
across external current limitation resistor can be used. For its resistance
calculation, value of output current in logic 0 state equaling to 16 mA
must be considered ﬁrst. ICs characteristics are given in the Table 17.1.
At storing voltage consumption decreases twice.
IC Ê185ÐÓ5 with capacity 1Ê×1 bits has the same particularities as
Ê134ÐÓ6, but it is faster. The obstacles with duration not more than
selection time tsel.IC are possible at the output in operation dynamics
at access during the time of signal CS inﬂuence. Family is developing,
what is conﬁrmed by IC Ê185ÐÓ10 of capacity 16Ê×1 bit with cycle
time 50 ns.
ICs of Ê500, Ê1500 family have the biggest operation speed which caused
by ECL-technology usage for their production. These ICs are asyn-
chronous ones. Calling cycle time in the range of operating temperatures
has value from 9 ns for IC Ê1500ÐÓ073 and 15 ns for Ê1500ÐÓ480, up
to 40. . . 45 ns for Ê500ÐÓ470, Ê1500ÐÓ470, Ê500ÐÓ415. Memory ICs
of named families have incompatible with ICs of other families, electric
characteristics excluding their combined applying. Relatively high-level
power consumption at low information capacity is typical for them (look
Table 17.1). Power consumption level at that, doesn't change at switch-
ing from access mode to storage one.
The most ICs output is built by circuit with opened emitter. Such an
output can be directly connected to data bus or it must be loaded by
external resistor 50 Ω connected to voltage source -2 V. Memory ICs of
ECL-family are mostly intended for application in fast-operated devices
such as processor registers (ICs with organization 16×4, 64×8 and oth-
er), buﬀer memory (ICs with organization 256×1, 256×4, 1K×l, 4K×1,
1Ê×4).
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Dynamic IC
In dynamic type memory ICs, ME functions are executed by electric
capacitor formed inside of MDS-structure. Information is represented in
the form of charge: charge presence on capacitor corresponds to logic
0, absence  to logic 1. As time of charge storage by capacitor is limit-
ed, a periodic recovery (regeneration) of written information is foreseen.
That is one of peculiarities of dynamic RAM. Moreover, synchronization
providing necessary sequence of functional units connecting and discon-
necting, is required for them.
For dynamic RAM ICs production, n-MDS-technology, which allows in-
crease operation speed and IC integration scale, provide small source
currents and due to this increase charge storage time on memorizing
capacitor, is mainly used.
Domestically produced dynamic RAM ICs are presented mainly by K565
family. It includes number of ICs which are diﬀerent not only by their
characteristics, but by used in them structure solutions as well. Charac-
teristics of dynamic RAM ICs of K565 family are given in Table 17.10.
Table 17.10. Characteristics of dynamic RAM ICs
Type of IC Capacity, tcycleW/R Usup, V Pcons,mW
bits access storage
ÊÐ565ÐÓ1À,Á 4Êõ1 500, 900 12; ±5 400 20
Ê565ÐÓ3À-Ã 16Êõ1 510. . . 370 12; ±5 460 40
Ê565ÐÓ5Á-Ä 64Êõ1 230. . . 460 5 250-160 21
Ê565ÐÓ5Ä1,Ä2 32Êõ1 460 5 160 21
Ê565ÐÓ5Ä3 16Êõ1 460 5 160 21
Ê565ÐÓ5Ä4 16Êõ1 460 5 160 21
Ê565ÐÓ6Á-Ä 16Êõ1 230. . . 460 5 150-120 20
Ê565ÐÓ7Â-Ã 256Êõ1 340. . . 410 5 350 35
Consider typical variant of dynamic RAM realization on the example of
IC Ê565ÐÓÇ with information capacity 16Ê×1 bits. Its block diagram
(look Fig. 17.10) contains executed in one silicon chip storage matrix,
which contains 16384 memory elements, placed in intersections of 128
rows and 128 columns, 128 reading and regeneration ampliﬁers, rows
411
and columns decoders, control device, input-output device and multiplex
address register.
Storage matrix is divided on two parts 64×64 ME in each. Ampliﬁers
are placed between them in such a way each column consisting of two
sections connected to diﬀerent ampliﬁer arms (look Fig. 17.11).
Memory element is built by circuit with one transistor and contains ca-
pacitor Cij and transistor V Tij . Transistor executes functions of switch:
at signal on line address bus Xi = 1 it opens and connects capacitor Cij
with j-bit bus. Preliminary, capacities of half-bus CbA and CbB charge
voltage U0 source through opened switch transistors VT5 and VT6, in
intervals between accesses to storage. At access to storage, these tran-
sistors lock and isolate half-bus Aj and Bj from source of voltage U0.
Memorizing capacitor Cij of selected ME is connected across opened
transistor V Tij to half-bus Aj and changes its potential. This change is
insigniﬁcant as memorizing capacitor capacity is much lower than bus
capacity and is equal to 0,1. . . 0,2 pF. That's why for indication of small
bus potential change at information reading highly sensitive diﬀerential
ampliﬁer of ﬂip-ﬂop type on transistors VT1-VT4 is used, connected into
BL middle as it is shown in Fig. 17.11.
Except ME array and ampliﬁers, matrix has in its structure reference
elements (RE)  one element in every half-bus. These elements in each
half-matrix compose reference row (RL). Reference element is built sim-
ilar to storage one. Its purpose is reference voltage U0 support, with
which ampliﬁer compares half-bus potential with chosen ME and reacts
to got potential diﬀerence at comparing of positive and negative sign
depending on reading level. This operation is executed in such a way:
if upper half-matrix i row is chosen for access, then signal A6 of row
address code high-order bit commutates circuit across switch transistor
V T12 for signal F2 to RL2 placed in lower half-matrix, in reference row
selector.
So, in any of 128 columns ME and RE are connected to ampliﬁer from
diﬀerent sides. As half-bus with ME potential diﬀers from reference, then
in transistors conductivity of diﬀerent arms ﬂip-ﬂop-ampliﬁer appears
asymmetry, which at its supply circuit switching on by signal F3 cause
ﬂip-ﬂop ﬂipping according to dominant level. As a result complete 1
and 0 levels are formed on ﬂip-ﬂop outputs-inputs A and Y. The signal
reﬂecting read information in our example in Fig. 17.11  the signal from
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Fig. 17.10. Structure of dynamic RAM IC
arm A, is commutated onto device input across switch transistors VT7,
VT9 and VT10, opened by signals A¯6, F4 and Yj . It is obvious that only
one signal from chosen by decoder column can be read: YJ = 1. In other
columns, switches VT10 are closed. Signal F4 depends on signal CAS
presence: it is not formed at absence of latter and switch VT9 is closed.
Signal at input-output A of ﬂip-ﬂop-ampliﬁer also executes function of
memorizing capacitor Cij of charge level restoring i.e. information regen-
eration function. This operation being executed in all the ME of chosen
row simultaneously.
Thus, at each access to matrix for information reading, information re-
generation is executed in all the ME of chosen row automatically.
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Fig. 17.11. Fragment of dynamic RAM IC charge (column)
For addressing of 16K memory elements, 14-bit code is required, and
considered IC has only seven address inputs. With the purpose of neces-
sary case pins decrease, address code is entered alternately in dynamic
ICs RAM: at ﬁrst seven low-order bits A0 − A6, accompanying them
by gate signal RAS, then seven high-order bits A7 − A13 with gate sig-
nal CAS. The rows and columns address codes inside of IC are ﬁxed in
address register, then are decoded and realize address ME selection.
For internal signals F1 − F4, controlling IC function units switching on
and oﬀ in speciﬁed sequence, control device is foreseen in its structure,
for which input signals are RAS,CAS, W¯/R.
In-out device provides one bit of information DO output in read mode
and one bit of information DI input with its ﬁxation with the help of
latch in write mode. In all modes except read one, output takes the
third position with high resistance. Presence of state output with high
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resistance allows unite information inputs and outputs at IC connecting
to common data bus.
ICs of K565 family are compatible with TTL-ICs by inputs and outputs,
which means their input and output signals correspondence to TTL-
levels.
Value of output currents in normal operation mode are not higher than
4 mA, and in extreme mode can be up to 30 mA.
Dynamic RAM ICs operate in next modes: write, read, read-
modiﬁcation-write, page write, page read and regeneration.
Named modes and conditions of their realization relatively to IC
Ê565ÐÓÇ are given in Table 17.11, but the processes in ICs of other
types of this family are similar.
Table 17.11. ICs of K565 family truth table
RAS CAS W/R A DI DO Operation mode
1 1 X X X Z Storage
1 0 X X X Z Storage
0 1 X A X Z Regeneration
0 0 0 A 0 Z Write 0
0 0 0 A 1 Z Write 1
0 1 1 A X D Read
For access to IC for information reading and writing, it is necessary to
enter (see Fig. 17.12 a) rows A0 −A6 address code, simultaneously with
it or with some (non-rated) delay signal RAS, then with rated delay on
time of rows address keeping relatively to signal RAS, columns address
code must be presented and after setting time tset.after.CAS  signal
CAS. To the moment of columns address code entering, writing bit of
information ﬁxed by signal W¯/R at presence of CAS = 0 on input latch,
is supplied to the input DI. Write signal W¯/R can be presented by level
or by pulse. In the last case, it must have duration not less than value
deﬁned by parameter τWR. If write signal is presented by level, then
DI ﬁxation by latch is done by negative signal CAS jump (at presence
RAS = 0). The interval (pause) τRAS must be sustained on write ending,
which is equal to interval between signals RAS, for internal circuits of
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IC recovering.
Address and control signals at information reading must be presented
in similar order (see Fig. 17.12 b). Signal W¯/R = 1 can be presented
by level or by pulse. Output signal appearance time can be counted
from the moment of address signals tadr.sel or control signals coming,
signal RAS selection time tsel.RAS , signal CAS selection time tsel.CAS .
At IC appreciation by these parameters, it should to take into account
that they are mutually dependent, so its enough to know one of them.
Parameter tsel.CAS , is more informative as information is taken out of IC
by signal CAS at presence, of read signal W¯/R = 1 of course. It follows
from Fig. 17.12 b: tsel.RAS = tsel.CAS + tset.CAS.RAS .
cycleW cycleR
set
setset
set adr
adr.
adr.
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sel.
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Fig. 17.12. IC Ê565ÐÓ3 time diagrams in write (à), read (b), regeneration
modes (c)
For memory IC operation speed appreciation, it is necessary to take into
consideration time of write (read) cycle tcycle.W , tcycle.R. Other time pa-
rameters are necessary for providing faultless operation of ICs amounting
to electronic devices. List of temporal parameters of dynamic RAM in-
cludes tens of names. All variety of these parameters can be systematized
uniting them into next groups:
à) parameters characterizing signals duration and intervals between
them, for example for signal A: τA, τ¯A;
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b) parameters characterizing mutual signals shift, for example for signals
A and B:
tset.B.A.  time of signal B setting relatively to A;
tkeep.B.A.  time of signal B keeping relatively to A;
tsave.A.B.  signal A storage time relatively to B;
c) cycle time tcycle is a time interval between starts (ends) of signals
at one of control inputs, for example A, during which IC executes one
function, for example writing tcycle.W or reading tcycle.R;
d) selection time tsel  a time interval between given signal supply on
IC input, for example A, and getting of data at output D: tsel.A.
In addition to them, the parameter is introduced for dynamic RAM ICs 
regeneration period Treg, which deﬁnes the maximal interval between two
accesses by each address for stored information restoring.
Time diagrams of dynamic RAM ICs have a number of essential diﬀer-
ences (look Fig. 17.13). A typical peculiarity of dynamic RAM ICs to
get address code by two parts has been marked. In this case, 7-bit rows
A0−A6 address code is entered at ﬁrst, accompanying it by signal RAS,
then to the same address inputs signals of columns A7 − A13 address
code are brought, accompanying it by signal CAS. Mutual time shift of
pointed signals is set by parameter tset.CAS.RAS .
sel
setsel.adr. adr.
set
Fig. 17.13. Time diagrams of dynamic RAM in reading mode
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For providing secure writing of address signals in internal registers, it is
necessary to keep these signals for some time relatively to gate signals
RAS(tadr.set.RAS) and CAS(tadr.set.CAS).
Signal W/R = 1 at reading should be given into signal CAS or si-
multaneously with it. At reading end, this signal is removed after time
tsave.R.CAS .
Time, required for IC function of information reading by given address
with consideration of duration τ¯RAS of internal circuits condition recov-
ering, deﬁnes parameter value tcycle.R.
The main parameters, which give rather complete formulation of dynam-
ic RAM ICs of K565 family operation dynamics are given in Table 17.12,
and parameters themselves are shown on time diagrams in Fig. 17.12
(time intervals, which are not ﬁxed by duration, where signals could
have random values 0 or 1 are marked by hatching).
Table 17.12. Dynamic parameters of ICs of K565 family
Parameter, ns Ê565ÐÓ3 Ê565ÐÓ5,6 Ê565ÐÓ7
À,Á Â Ã Á Â Ã Ä Â Ã
tcycleW/R 510 410 370 230 280 360 460 340 410
tcycle.WR−M−W. 670 520 420 310 380 460 600 410 490
t∗cycleW/R 370 275 225 150 180 250 320 120 140
τRAS 300 250 200 120 150 200 250 150 200
τ¯RAS 200 150 120 100 120 150 200 180 200
τCAS 220 165 135 70 90 120 150 75 100
tset.CAS.RAS 100 85 65 30 35 55 75 50 60
tset.adr.RAS 60 45 25 15 20 40 60 20 25
tset.CAS.a 20 10 10 0 0 0 0  
tset.adr.CAS 100 75 55 25 35 45 60  
τWR 120 75 55 35 45 80 120 40 65
tset.DI.CAS 100 75 55 45 55 80 120 55 70
τ∗CAS 140 100 80 70 80 120 160 60 70
tset.CAS 200 165 135 70 90 120 150 50 60
Treg, ìñ 2 2 2 2 2 2 1 8 8
∗  in page mode
Forced regeneration mode is realized for secure storing of written into
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information storage. Regeneration of information in any ME must be
provided not rarely than each 2 ms (for Ê565ÐÓ5Ä and ÊÐ565ÐÓ6Ä
each 1 ms). As it was already noted regeneration is carried out auto-
matically for all ME of chosen row at access to matrix for information
writing or reading.
Time during which it is necessary to call row for regeneration is deﬁned
by parameter "Regeneration period" reg.
As calling to diﬀerent rows is done with diﬀerent by duration intervals,
it is not allowed to rely on automatic regeneration only.
Regeneration cycle consists of m callings to matrix, where m is number of
rows, by rows address search with the help of external accesses (calling)
cycles counter. Calling to matrix for regeneration can be organized by
any of the modes: write, read, read-modiﬁcation-write, and by special
regeneration mode  with the help of signal RAS as well.
Operation mode "Read-modiﬁcation-write" is in reading of information
about next write into one ME. In signal time diagrams for this mode,
diagrams for reading (look Fig. 17.12 b) and writing (Fig. 17.12 a) are
connected: at permanent signals RAS and CAS, reading mode changes
data writing mode by the same address. Modiﬁcation of this mode is in
changing reading signal onto writing one and supplying written infor-
mation on input DI. Time of calling cycle in this mode is bigger than in
other (look Table 17.12). Regeneration is carried out in natural order in
all named modes, as operation, which accompanies process of calling to
IC.
At forced regeneration organizing the most expedient and convenient for
realization is mode of regeneration by signal RAS (look Fig. 17.12 c), at
which addresses search, accompanied by gate signal RAS at CAS = 1,
is carried out.
In IC Ê565ÐÓ1, regeneration mode is carried out by cycle of writing or
"read-modiﬁcation-write" with condition CS = 1 fulﬁllment, at which
access to IC by input and output is closed. Output is in condition with
high resistance.
Further development of dynamic RAM ICs is connected with integration
scale increase, and so, information capacity, and with mastering struc-
tures, in which dynamic memory is combined in one chip with regen-
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eration device. Such dynamic RAM has characteristics of static one for
user, and therefore is named quasi-static. The elements of these built-
in regeneration systems are present already in modern dynamic RAM
ICs, in particular in Ê565ÐÓ7. The important distinctive feature of this
IC is regeneration period increased to 8 ms and it possessing of rows
address counter, built in chip allowing application of automatic regener-
ation mode. The regeneration in this mode is realized for 512 cycles of
signal RAS only change at active state of signal CAS. Internal counter
carries out the rows addresses' search automatically. That simpliﬁes the
IC control device.
17.2. Integrated circuits of masked ROM
Until recently, a development engineer of electronic digital devices had at
his disposal only "hard" logic. Art of design lied in getting a set goal with
the help of minimal quantity of ICs able to perform only strictly deﬁned
functions. The device was adjusted and updated overcutting printed con-
ductors and installing jumper wires and additional parts. Very often one
could correct the errors made în the design phase only at the cost of
new printed board production.
Microprocessors almost have not changed the situation, because each of
them requires quite complicated "binding" from ordinary logic elements.
Moreover, in most cases specialized digital devices solve a task more
eﬀectively than multipurpose microprocessor ones.
The revolution began with the advent of ROM ICs and programmed logic
matrixes (PLM or PLD  programmable logical device). The developer
had received possibility to realize ten, almost any logical functions into
one IC, fusing (burning) the fuses foreseen in them, with the help of
special programmable device.
ROM ICs are divided into three groups according to programming way,
i.e. entering the information in them: ROM programmed once by its
manufacturer after the manner of ordered phototemplate (mask), masked
ROM (masked ROM); ROM programmed once by its user after the man-
ner of fusing fuses on the chip (PROM); ROM programmed many times
by user, reprogrammable ROM (EPROM).
Common property of all the ROM ICs is their multi-bit (word) organi-
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zation, read mode as the main mode and volatility. At the same time,
there are important diﬀerences in way of programming, read modes and
in access to them when using. Therefore, it is expedient to consider each
group of ICs ROM separately.
ICs of masked ROM are made in accordance with bipolar ÒÒL, SÒTL-
technology, as well as with n-channel, p-channel and CÌDS-technologies.
The design concept of most part of ICs of masked ROM group is the
same and may be represented by structure of Ê155ÐÅ21-Ê155ÐÅ24 ICs
(Fig. 17.1). Main elements of block diagram are the following: memo-
ry elements matrix, rows DCX and columns DCY decoders, selectors
(column selection switch), address former, reading ampliﬁers. The ma-
trix consists of ME array, any of them placed at the intersection of row
and column. Memory element of masked ROM represents a resistance
or semiconductor (diode, transistor) bridge between a row and column.
The information is input into matrix during process of IC producing, and
this operation is performed mainly in two diﬀerent ways of processing.
The ICs on bipolar transistors are programmed by way of forming bridges
between rows and columns in the dots of matrix where the logical 1 to
be input. In the dots of matrix where has to be a logical 0, the bridge is
not to be formed.
Matrix
Fig. 17.14. Building of masked ROM IC on bipolar structures
The matrix in the Fig. 17.1 contains 32 ME. It consists of 32 transis-
tors by a quantity of rows, any of which has 32 emitters by quantity
of columns (bit lines). The collectors of all the transistors are connected
with a power bus. The bases of transistors form the rows of matrix. They
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are connected to the outputs of rows address decoder. The emitters ei-
ther have connection with a bit line ("1"), or do not have it ("0"). The
bit lines are divided into four groups, eight lines in each. Any of the four
groups of lines is closed to a selector, selecting one line from eight and
switches it to the output, under signals control from the outputs of the
DCY columns decoder.
At the selectors' outputs, the reading ampliﬁers are switched on, with
gate signals CS1 and CS2. At CS1 = CS2 = 0 the ampliﬁers are open
for information readout, at other combinations of these signals  closed
and at their outputs are set equal to 1.
Selection of 4-bits word is performed by 8-bits address code, which comes
to the address former F necessary for coordination of IC on chip with
external circuits, and then to the inputs of decoders of rows À7-Àß3
and columns À2-Àß0. At one of the outputs of each decoder high equal
voltages are formed, which select from the matrix 4-bits word. The se-
lected word comes to the IC output at control signals allowing reading
CS1 = CS2 = 0.
In the ICs masked ROM made by ÌDS-technology the memory elements
are ÌDS-transistors with channels of n-type, p-type or complementary
ones. They are connected at the intersection of rows and columns of the
matrix. These ICs are programmed either by method of bridges forma-
tion, i.e. under circuit of connecting of transistors to buses of columns,
or by the method of forming of ÌDS-transistors with two enable thresh-
olds: low and high. In the matrixes programmed in the second method all
the transistors are connected with buses of rows and columns as shown
in Fig. 17.2, but have diﬀerent thickness of a sub-gate insulator and dif-
ferent ultimate voltage: lower in transistor VT1, which corresponds to
1, and higher in VT2, which corresponds to 0. When activating a line
Xj by voltage, the value of which lies between two ultimate voltages,
transistor VT1 will be open, and VT2 will remain closed, as a result, the
high-level potential is transmitted onto the bit line BL1, and potential
BL2 does not change.
The starting ampliﬁers transform the divergence between bit lines po-
tentials into standard voltages, equal 1 and 0 correspondingly.
Programming masked ROM ICs are realized once. Since the connection
scheme or transistors ultimate voltages do not depend on the IC op-
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Fig. 17.15. Elements of ROM on ÌDS transistors
erating mode, it (IC) has the property of power dependence. Due to
this property masked ROM ICs are widely used as a medium of constant
programmes, sub-programmes of diﬀerent purpose, codes of physical con-
stants, constant coeﬃcient etc. The information put into masked ROM
is called "weaving (broaching)" in the technical documentation.
A lot of IC among masked ROM of various families (Table 17.13) have
standard weaving. For instance, the corresponding codes of Russian
PE21, Latin PE22 alphabets in ICs ÐÅ21, of arithmetical signs and
numbers ÐÅ23 and additional signs PE24 are written in masked ROM
ICs Ê155ÐÅ21-Ê155ÐÅ24. Taken together these ICs form symbol gen-
erator for 96 signs of 7×5 format. One of the ICs of ÊÐ555ÐÅ4 family
contains the weaving of 160 symbols that corresponds to 8-bit code of
information interchange ÊÎI 2-8 with the format of signs 7×11. The IC
ÊÌ1656ÐÅ2 contains weaving of codes of alphabet-numerical symbols.
The IC Ê505ÐÅÇ contains a signiﬁcant enumeration of modiﬁcations
with standard weaving.
Two IC Ê505ÐÅÇ-002, Ê505ÐÅÇ-003 that are used together contain
codes of letters of Russian and Latin alphabet, ﬁgures, arithmetical
and additional signs and are used as generator of 96 symbols of for-
mat 7×9 with horizontal decompression of signs. Modiﬁcations 0059,
0060 are Used for the same purpose, but they generate signs of format
5×7. Modiﬁcations 0040-0049 contain weaving of coeﬃcients for the fast
Fourier transformation. A number of modiﬁcations contain weaving of
sine functions from 0 to 90◦ with discreteness 10' (0051, 0052), from 0
to 45◦ (0068, 0069) and from 45 to 90◦ (0070, 0071) with discreteness
5'. Modiﬁcations 0080, 0081 ñontain weaving of function Y = X2 when
X = 1 . . . 128.
Modiﬁcations of ÊÐ568ÐÅ2 IC contain standard weaving of symbols of
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international telegraph code  2 of formats 5×7 and 7×9 (0001), letters
of Russian and Latin alphabet, code tables, ﬁgures and arithmetical
signs (0003,0011) of sine functions from 0 to 90◦ (0309), of assembler
(0303-0306), of text editor (0301, 0302).
ÊÐ568ÐÅ2-0001 IC has the weaving of international telegraph codes  2
and 5, and ÊÐ568ÐÅÇ-0002 has the code text editor for assembler.
Modiﬁcations of ÊÐ1610ÐÅ1-0100-ÊÐ1610ÐÅ1-0107 IC contain weaving
of software for microcomputer.
Table 17.13. IC of masked ROM
Type of IC Capacity tadr.sel. Usup, V Pcons, MW
(t=cycle.R), ns
Ê155ÐÅ21 256õ4 30 5 650
Ê155ÐÅ22 256õ4 30 5 650
Ê155ÐÅ23 256õ4 30 5 650
Ê155ÐÅ24 256õ4 30 5 650
Ê555ÐÅ4 2Êõ8 110 5 850
Ê541ÐÅ1 2Êõ8 150 5 1000
Ê596ÐÅ1 8Êõ8 350 4 640
ÊÀ596ÐÅ2 64Êõ16 450 5 1050
Ê563ÐÅ1 8Êõ8 580 5 50
Ê563ÐÅ2 32Êõ8 500 5 20
Ê505ÐÅ3 512õ8 1500 5; -12 500
ÊÐ568ÐÅ1 2Êõ8 600 5; 12 450
ÊÐ568ÐÅ2 8Êõ8 400 5; 12 600
ÊÐ568ÐÅ3 16Êõ8 800 5; 12 300
ÊÌ568ÐÅ4 8Êõ8 300 5; 12 400
Ê568ÐÅ5 128Êõ8 200 5; 12 300
Ê1801ÐÅ1 4Êõ16 300 5 75
Ê1809ÐÅ1 4Êõ16 300 5 175
ÊÀ1603ÐÅ1 2Êõ8 410 5 50
ÊÐ1610ÐÅ1 2Êõ8 500 5 300
ÊÌ1656ÐÅ1 2Êõ8 80 5 925
ÊÌ1656ÐÅ2 2Êõ8 80 5 925
ÊÌ1656ÐÅ3 512õ8 60 5 775
The shown masked ROM ICs with standard weaving should be seen as
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examples: the number of such ICs and their modiﬁcations is constantly
increasing.
When programming IC masked ROM on user demand, the form of the
order (demand) is provided in technical conditions.
Masked ROM ICs operate in the following modes: storage (saving) and
reading. For reading of information, it is necessary to give the address
code and enable control signals. The control signal may be supplied by
level 1 if the input CS is direct or 0 if the input is inverse.
Many ICs have several control inputs that are usually connected with the
speciﬁed logical operator. In such ICs, it is necessary to enter a particular
combination of signals to the control inputs, for example 00 or 110, to
form the conditions of reading resolution.
The basic dynamic parameter of masked ROM ICs is the time of address
selection. When there is a necessity in gating of initial signals, the im-
pulses should be applied to the control inputs CS, only when the code of
address has been received. In such a case, the time of determination of
CS signal relative to address and the time of selection should be includ-
ed when computing the reading time. There is an additional RE signal
for the control of the output in ÊÐ1610ÐÅ1 IC.
The initial signals in all masked ROM ICs have equal ÒÒL. The outputs
are built mainly according to circuit with three states.
To decrease power consumption some ICs, for instance Ê596ÐÅ1, assume
application of impulse supply when the supply to the IC enters only
during the reading of information.
The stable tendency to the functional complication of LCI- memory is
also revealed in ICs masked ROM: nodes of interface are embedded into
their structure for the connection with the standard highway (backbone,
trunk) and for ICs integration into module ROM without any additional
decoders Ê1801ÐÅ1, Ê1809ÐÅ1, self-control and error-correction devices
ÊÀ596ÐÅ2, Ê563ÐÅ2.
ICs Ê1801ÐÅ1 and Ê1809ÐÅ1 have many common concerning their pur-
pose, arrangement and operating modes. Both are designed for operation
within hardware with the standard system highway for microcomputers:
built-in control device (controller) allows link ICs directly to the highway.
As IC, masked ROM contain matrix with the capacity 65384 ME, regis-
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ters and decoders of address codes, selectors, have organization 4K×16
bit. Manufacturer enters information according to order cards.
3-bit register with "sewn-in" code of IC address and compare circuit
for the selection of IC in highway are embedded in the structure as
well. Availability of the embedded addressing device allows including
into highway up to eight ICs simultaneously without any additional con-
nection devices.
The peculiar feature of ICs, due to their purpose, is the connection of ad-
dress inputs À1-Àß15 and data outputs DO0-DÎ15. The primary formers
are performed according to the circuit on three states. Three high-order
bits of address code À15-À13 are for the selection of IC, other bits À12-À1
are for the selection of word that is read. Permission on the basic ad-
dress reception is formed by the compare circuit according to the result
of comparison of the received and "sewn-in" address of IC. The received
address is ﬁxed on the address register, and inputs-outputs pass to the
third state.
The control signal system includes: DIN  permission of data reading
from RAM (or else RD); SY NC  synchronization of exchange (or else
CE  permission, enable for access), CS  selection of IC, RPLY 
initial signal of availability of data accompanies information DO0-DO15
that is read to the highway. Storage (saving) mode provides with signals
SY NC = 1 or CS = 1. In the reading mode the time of access to
IC is deﬁned by signal SY NC = 0. Apart from it signals of address
code enter the outputs ADO1-ADO15 and CS = 0. When the address
ADO15-ADO13 and the address of IC coincide, the address of word being
read, enters the input register, and outputs ADO1-ADO15 pass to the
third state. Read word from matrix is written down in the primary data
register, and by the signal DIN = 0 it emerges at the outputs DO0-
DO15 and then transferred to the highway; at the same time the signal
0 is formed on the output RPLY . The primary registers return to their
initial state after the taking oﬀ the signal SY NC.
In reading mode the signals of interface and the purpose of the pins of ICs
Ê1801ÐÅ1, Ê1809ÐÅ1, Ê573ÐÔ3, Ê1809ÐÓ1 coincide. That is why the
mentioned ICs may be used together for building of memories with dif-
ferent capacity and purpose for various modiﬁcations of microcomputers.
Compatibility of ICs may be also used on the stage of software debug-
ging of controlling and computing devices: debugged program with the
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use of RROM Ê573ÐÔ3 then may be rewritten ("sew up") in Ê1809ÐÅ1
or Ê1801ÐÅ1.
Masked ROM ICs ÊÀ596ÐÅ2 (64Ê×16 bit) and Ê563ÐÅ2 (32Ê×8 bit)
have built-in self-control circuits and the ones of error-correction with
the help of Hamming code. In case of detection and correction of an error
in code being read, the signal  logical 1  emerges at the output K1.
The corrector may be turned oﬀ with the signal Ê2=0. In this mode,
data from matrix will pass to the output omitting the circuit of error
correction.
There is an addition matrix for testing combinations and other infor-
mation in the structure of mentioned masked ROM. The capacity of
the additional matrix is 64×16 bit in ÊÀ596ÐÅ2 IC and 32×8 bit in
Ê563ÐÅ2 IC. The addressing of closets of this matrix is performed by
a number of bits of the address code: À0-À5 in ÊÀ596ÐÅ2 and À0-À4,
À10, À11 in Ê563ÐÅ2 when there is the enable signal, Ê3=1. When there
is no enable by the output Ê3, the additional matrix is closed for access.
The devices built in the structure of masked ROM are used for the rise
of output of suitable systems, selection of faultless ICs during the trial
for rejection, increase of reliability of ROM.
Comparing ICs of Ê596 family, which are produced according to the
n-channel MDS-technology, and Ê563, produced according to CMDS-
technology, in operating speed and power consumption and taking into
account their analogy in functional complications, we may draw a con-
clusion about advantages of ICs CMDS and perspectives of Ê563 family.
Comparing ICs ÊÀ1603ÐÅ1 (CMDS) and ÊÐ1610ÐÅ1 (n-MDS) we may
draw the same conclusion. Both IC are interchangeable in the reading
mode in hardware with IC RROM Ê573ÐÔ2 and Ê573ÐÔ5. Thus, the
program debugged with the use of Ê573ÐÔ2 and Ê573ÐÔ5 may be
rewritten from masked ROM IC, and RROM may be substituted with
them on printed circuit boards without any reprocessing of seats.
17.3. PROM Integrated circuits
ICs of programmed ROM on the principle of building and functioning
are the same as masked ROM, but their signiﬁcant diﬀerence is that
they allow programming on the place of their application by a user. The
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operation of programming lies in destruction (burning) of a number of
fusible bridges on the surface of crystal by impulses of current with am-
plitude 30. . . 50 mA. The technical means for execution of this operation
are quire simple and may be built by the user himself. This circumstance
along with the low cost and availability of PROM ICs caused their wide
usage in practice.
PROM ICs that are produced by the domestic producers (Table 17.14),
that are mainly made according to the STTL-technology (Schottky
transistor-transistor logic), and family Ê556 takes the preliminary stage
among them. The functional stock of the family includes ICs with capaci-
ty up to 64Ê bit with lexical 4- and 8-bit organization with the processing
time 45. . . 85 ns and level of power consumption  from 0.6 to 1 W.
Small part of PROM ICs are produced with the use of other technologies:
SL (Ê541), n-ÌDS (Ê565), ÅÑË (Ê500, Ê1500), CÌDS (Ê1623). ICs
of family Ê1623 stand out for the lowest level of power consumption, but
in operating speed they yield to ICs of family Ê556 in operating speed.
Table 17.14. PROM IC
Type of IC Capacity, tadr.sel., ns Pcons, MW Initial
bit state
ÊÐ556ÐÒ1 ÏËÌ 70 850 
ÊÐ556ÐÒ2 ÏËÌ 80 950 
ÊÐ556ÐÒ4 256õ4 70 690 0
ÊÐ556ÐÒ5 512õ8 80 1000 1
ÊÐ556ÐÒ6(ÐÒ7) 2Êõ8 80 900 0
ÊÐ556ÐÒ11 256õ4 45 650 0
ÊÐ556ÐÒ12(ÐÒ13) 1Êõ4 60 740 0
ÊÐ556ÐÒ14(ÐÒ15) 2Êõ4 60 740 0
ÊÐ556ÐÒ16 8Êõ8 85 1000 0
ÊÐ556ÐÒ17 512õ8 50 900 1
ÊÐ556ÐÒ18 2Êõ8 60 950 0
Ê541ÐÒ1 256õ4 80 400 0
Ê541ÐÒ2 2Êõ8 100 770 0
Ê1608ÐÒ2 512õ8 40 920 0
Ê1623ÐÒ1 2Êõ8 200  
Ê155ÐÅ3 32õ8 70 550 0
Ê1500ÐÒ1416 256õ4 20 670 1
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The following properties are typical for PROM ICs of all family, except
Ê500, Ê1500, Ê565: common supply voltage 5 V, input and output ÒÒL-
levels of voltage of logical 0 (0.4 V) and logical 1 (2.4 V) and absolute
compatibility of ICs, outputs of the same type: either with three states
or with open collector. ICs with outputs ÒÒL require external resistors
and supply voltage source to be linked to them.
The typical variant of realization of PROM IC is given in the Fig. 17.5.
For concreteness of examination the structure of the IC Ê556ÐÒ4 is
given. In all basic elements it follows the structure of ROM (Fig. 17.1),
but has additional devices F1-F4 for creation of programming current.
Matrix before the programming, i.e. in its initial state, contains uniform
array of basic bridges that connect lines and columns in all points of
their crossing. The bridges are made of nichrome (in IC of family Ê556
and other), of polycrystalline silicon (Ê541), of platinum silicide (Ê1608)
and other materials. Bridge to matrix plays a role of ÅÏ. The presence
of a bridge is coded by the logical 1, if the reading ampliﬁer is a repeater,
and by the logical 0, if the reading ampliﬁer is an inventor, Fig. 17.4.
Thus, PROM IC, in its initial state before programming depending on
the characteristics of the initial ampliﬁer can have matrix ﬁlled either
with the logical 1 or with the logical 0. Information about the belonging
of PROM ICs to one or another group according to the given feature
is given in the Table 17.2. If such information is lacking, it should be
retrieved with the use of the initial control of the IC: when adjusting the
values of the operating signals, it is necessary to look over addresses at
the same time controlling the state of the outputs.
The programming of IC, the matrix of which is ﬁlled with 0, lies in
burning the bridges in ÅÏ technology, where 1 should be saved. If the
matrix in the initial state is ﬁlled with 1, then the bridges in ÅÏ are
burnt, where 0 should be saved.
The operation of the programmed PROM IC in the reading mode does
not diﬀer from the operation of the masked ROM IC that were examined
earlier. Some ICs, in particular ÊÐ556ÐÒ5, ÊÐ556ÐÒ17, have the output
for the stress/voltage of programming Up (Fig. 17.3 c). In the reading
mode this output is not used.
The varieties of PROM are logical matrixes (PLA) that are programmed
by burning of fusible bridges; the matrixes are produced with STTL-
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Fig. 17.16. Development of PROM IC
technology, Ê556ÐÒ1 and Ê556ÐÒ2, which have the same characteris-
tics and constructive parameters, but diﬀer with their type of output:
the ﬁrst IC has the output with the open collector; the second has the
output on three states. The mentioned PLA ICs have 16 À15 - À0 in-
puts for variables, on which ÏËÌ performs the programmed operations,
input CS with zero level of permission, PR  writing permission, i.e. pro-
gramming and eight outputs. The structure of ICs (Fig. 17.17) include
the operational part from matrix AND, matrix OR, input and output
ampliﬁers and the programming part with the address creators FA1, FA2
and decoders DCPR.
The matrix AND and OR compose the PLA base (Fig. 17.17). Ma-
trix AND fulﬁlls conjunction operations with 16 input variables and
their inverse values, entering the row matrix buses. Required logic mul-
tiplications are formed by burning unneeded jumpers between rows and
columns (left jumpers shown by dots in Fig. 17.17).
Since columns number is 48 at matrix AND output, it is possible to
get up to 48 logic multiplications, 16 variables and their inversions may
enter into each of them. Matrix OR realizes disjunction operation with
logic multiplications, formed by matrix AND. As outputs number of this
matrix is 8, it is able to form up to eight logic sums, each of them may
contains 48 logic multiplications. Thus, PLA possibilities are character-
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ized by commutation points number, equal to 1920 in given example.
The matrix OR programming is carried out just as matrix AND, with
burning "unneeded" jumpers. There are the programmable ampliﬁers at
matrix OR outputs, which may transfer initial function value in direct
or inverse form depending on jumper state.
Fig. 17.17. Structure of PLA IC
Crosses of programming part which are integrated in chip are used for
programming, the programming part actuates enable signal of PR. Pro-
gramming is carried out in the way analogical to programming of PROM,
in three stages: at ﬁrst matrix AND is programmed, then matrix OR and
initial invertors.
PLA are widely used, programmed in a way of an ordered mask at man-
ufacturing plant. Such PLA are a variety of masked ROM. They are
included, in particular, into the contents of many microprocessor sets as
ROM of micro-commands. It is possible to build diﬀerent digital devices
either of combinational or serial type on the basis of PLA.
As mentioned before, PROM ICs consume large power from power sup-
ply. Therefore, it is considered to be worthwhile use their ability to op-
erate in pulse supply mode, if the supply is applied on a chip only when
accessing to it for information read. Peculiarities of using PROM ICs in
this mode are the following: ﬁrstly, the levels are necessary to introduce
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at control inputs, allowing access to IC: if 0 is necessary, then this pin is
connected with general pin, if 1 is necessary, then - with bus Ucc through
resistor with resistance 1; in this case the voltage Ucc supply pulse fulﬁlls
functions of IC selection signal; secondly, in order to provide the mode of
pulse supply, the transistor switches are used, on the diodes of which the
part of voltage falls, that's why the voltage, supplied to external switch-
es, should be chosen taking into account the demand of availability of
rated voltage of 5 V at the chip power pin; thirdly address selection time
of chip increases by 2-3 times because of commutation processes inertia
of feed circuit.
Matrix
  AND
Matrix
   OR
Fig. 17.18. Schematic circuit of PLA IC
When using supply pulse mode a mean value of consumption current
and the level of consumed power decrease signiﬁcantly.
17.4. Reprogrammable ROM integrated circuits
The main distinctive peculiarity of RROM chips lies in their ability to
non-expendable (from 100 toî 10 thousands.) reprogramming by the
user himself. This property of chips provided by the usage of ÅÏ with
properties of controlled "jumpers", the functions of which are performed
by transistors with the structure ÌSÎS (metal Al  silicium nitride
Si3N4  oxide silicon Si2  semiconductor Si) and transistors n-ÌÎS
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with ﬂoating gates with the usage of mechanism of avalanche injection
of charge AICMOS.
The whole nomenclature of ROM ICs may be divided into two groups:
ROM with writing and erasing by electric signals (EEROM) and RROM
with writing by electrical signals and erase by ultraviolet radiation
(EPROM). The reprogrammable ROM ICs characteristics of the most
popular families are given in the Table. 17.15. Chips EEROM contain
MÅ of ÌÎS type (Ê558, Ê1601) or AICMOS with dual gate (Ê573ÐÐ2,
Ê1609ÐÐ1 and so on). Chips EPROM have MÅ of AICMOS type with
dual gate, which diﬀer from analogous structures in the group EPROM
because they demand UV radiation for erase.
Memory element with the structure ÌÍÎÍ represents ÌÄÍ- transistor
with induced channel of p-type (Fig. 17.6 à) or of n-typeà, which has two-
ply dielectric under gate. The upper ply is formed from silicium nitride,
the lower ply  from oxide silicon, in which connection the lower ply is
signiﬁcantly thinner than the upper one.
If voltage pulse of positive polarity with amplitude 30. . . 40 volt to apply
to the gate relative to substrate, then under the action of strong electrical
ﬁeld between gate and substrate the electrons gain enough power, in
order to pass through thin dielectric ply to the border of division of two
dielectrics. The upper ply (silicon nitride) has signiﬁcant depth, that's
why electrons can't overcome it.
The charge of electrons stored at the border of the division of two di-
electric plies reduces limiting voltage and changes transistor transfer
characteristic to the left (Fig. 17.19 b). This ME condition corresponds
to logical 1. The mode of charge entry under gate is called the mode of
programming.
The condition of transistor without charge of electrons in dielectrics cor-
responds to logical 0. In order to provide this state, the voltage pulse of
negative polarity with amplitude 30. . . 40 volt is supplied to the gate. At
the same time, electrons are displaced into substrate. In case of electron
charge absence under the gate, the transfer characteristic is shifted into
the area of high limiting voltages. The mode of eviction of charge from
dielectric under gate is called the erase mode.
The erase and programming mode can be realized with the help of volt-
age of one polarity: negative for ð-ÌSÎS, positive for ï-ÌSÎS struc-
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tures. This possibility is based on the usage of the phenomenon of elec-
trons avalanche injection under the gate, occurring, if the pulse of neg-
ative voltage 30. . . 40 volt is applied to the source of drain, and then
the gate and substrate to connect with package. Because of electrical
breakdown of junctions  the source-substrate and drain-substrate, the
avalanche electrons multiplication and injection of some of them, possess-
ing enough kinetic energy ("hot" electrons) occur on the border between
the plies of dielectrics. For erasing, it is necessary to apply a pulse of neg-
ative voltage to the gate. Voltage URead is applied to the gate in the
read mode, which value is between two ultimate levels. So there will be
ME written 1, transistor will open, and at 0  will remain in the closed
state. Depending on that, as it is seen from Fig. 17.19 d, current will ﬂow
to output in bit line or not. Reading ampliﬁer transforms the condition
of a bus to the level of voltage 1 or 0 at the IC output.
Reprogrammable ROM IC with MÅ on ð-ÌSÎS transistors ÊÐ558ÐÐ1,
ÊÐ1601ÐÐ1, ÊÐ1601ÐÐÇ (Table. 17.15) have comparatively low speed
of operation, high programming voltage (30. . . 40 V) and demand two
power supplies.
In order to improve characteristics of reprogrammable ROM, the tech-
nology of manufacturing MÅ is used on n-ÌSÎS transistors. Such MÅ
arranged analogically to those mentioned above, but have substrate con-
ductivity of ð-type, and the source with drain  of n-type. Chips with
MÅ on n-ÌSÎS transistors ÊÐ558ÐÐ2, ÊÐ558ÐÐÇ, Ê1611ÐÐ1 have 3-
times more operating speed, the voltage of programming reduced to 22 V
and work from one power supply.
Variant MÅ on the structure AICMOS with dual gate (Fig. 17.19 à)
represents n-ÌÎS transistor, in which an isolated principal area from
metal or polycrystalline silicon is formed in uniform dielectric SiÎ2 under
gate. This gate is called "ﬂoating".
In the mode of programming to controlling gate, the source and drain
supply the pulse of voltage 21. . . 25 V of positive polarity. In reverse
biased ð-ï-junctions there appears a process of avalanche multiplication
of charge carriers and the injection of the part of electrons into SG. As
a result of negative charge storage at SG, the transfer characteristics of
transistor is replaced into the area of high limiting voltage (to the right),
which corresponds to the writing 0.
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Fig. 17.19. Memory elements RROM:
a  of ÌÍÎÍ type; b  transfer characteristic;
c  of AICMOS type; d  arrangement of ÅÏ into matrix of chip
The written information erase, that is charge eviction from SG, are car-
ried out in two ways in structures AICMOS: in EERROM- by electric
signals, in EPROM with the help of UV radiation. In the structures with
erase by electric signals, the positive voltage pulse at controlling gate re-
leases electrons charge from SG, restoring low-voltage level of limiting
voltage corresponding to 1. In structures with UV radiation, electrons
are resolved from SG into substrate because of heat motion increasing
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Table 17.15. Reprogrammable ROM ICs
IC type Capacity, tselIC , Pcons Usup, Ulim, tlim, terase,
bits s mW V V s s
ÊÐ558ÐÐ1 256õ4 5 307 5;-12 -30 1 0.005
ÊÐ558ÐÐ2 2Êõ8 0.35 480 5 18 20 1
ÊÐ558ÐÐ3 8Êõ8 0.4 400 5 24 40 20
ÊÐ1601ÐÐ1 1Êõ4 1.8 625 5;-12 -32 20 0.2
ÊÐ1601ÐÐ3 2Êõ8 1.6 850 5;-12 -36 40 0.2
ÊÌ1609ÐÐ1 2Kõ8 0.35 525 5 21 24 0.012
Ê1609ÐÐ2 8Kõ8 0.3 525 5 22  
Ê1611ÐÐ1 8Êõ8 0.3 850 5 22  
Ê573ÐÐ2 2Êõ8 0.35 620 5 22 100 0.05
Ê573ÐÔ1 1Êõ8 0.45 1100 ±5;-12 26 300 30min
Ê573ÐÔ2 2Êõ8 0.45 580 5 25 100 30min
Ê573ÐÔ3 4Êõ16 0.45 450 5 18 40 30min
Ê573ÐÔ4 8Êõ8 0.5 700 5;-12 25 800 30min
Ê573ÐÔ5 2Êõ8 0.45 580 5 25 100 30min
Ê573ÐÔ6 8Êõ8 0.3 870 5 19 400 30min
Ê573ÐÔ7 32Êõ8 0.3 600 5 25  
Ê573ÐÔ9 128Êõ8 0.35 550 5 25  
due to received power from UV radiation source. Read mode is carried
out in the same way as in MÅ on the structure ÌSÎS. In the mode of
saving, it is necessary to provide the absence of voltage at electrodes MÅ
in order to exclude dispersion of charge in dielectric area. The possibility
of saving the charge for hundreds years is proved by theoretical estima-
tions. In practice, this time is limited for one type of chips to several
thousands of hours, for others  several years, for example, in Ê573ÐÔ6
warranty period of saving information without power supply is ﬁve years.
Thus, reprogrammable ROMs are referred to the group of nonvolatile.
The device, operational principle, control modes of reprogrammable
ROM operation of diﬀerent groups are similar in many cases. For ex-
ample, chips Ê558ÐÐ2, Ê1609ÐÐ1, Ê573ÐÐ2, Ê573ÐÔ2 with capacity
2Ê?8 bit referring to diﬀerent reprogrammable ROM groups according
to the type of memory element, have similar structure and the same
pinout. The diﬀerence between ICs of groups ES and UV is in the way
of realization of erase mode.
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When using reprogrammable ROM ICs, it is necessary to provide re-
quired order of switching on/oﬀ of supply voltage and programming:
when switching oﬀ at ﬁrst 5 V is supplied, then -12 V and the last 
programming voltage, when switching oﬀ  the sequence is reverse. All
the three voltages may be switched on and oﬀ simultaneously.
The advantage of reprogrammable ROM IC of ÅÑ group is the possi-
bility of reprogramming without their withdrawing from the appliance,
where they operate. The other positive property of the given group ICs
is considerable quantity of reprogramming cycles, which reaches up to 10
thousands for majority of ICs. Such their property in conjunction with
nonvolatility allows their wide using in the hardware as built-in ROMs
with the changeable information. Warranty period of information stor-
age at switched oﬀ power supply amounts to 3 thousands of hours up to
5 years (ÊÌ1609ÐÐ1).
The nomenclature of reprogrammable ROM ICs can be much wider, than
the given in the Table 17.15 owing to modiﬁcations of basic ICs. The
ICs group EPROM is represented by Ê573 family, which has developed
functional structure, expanding at the expense of considerable quantity
of modiﬁcations of basic ICs (Table 17.16).
Designing and modes of operation of RROM-ÓÔ ICs have much in com-
mon with the ICs of ÅÑ group. The exception is the deletion mode,
for realization of which the source of UV rays is required. To erase the
recorded information a IC is to be withdrawn from a contact device, all
its leads are to be closed with a strip of foil and placed under a source of
UV rays. Deletion can be performed without withdrawing of a IC from
a contact device, but in that case the supply voltage and signals shall
be switched oﬀ. The typical emitting sources, which erase information
are the mercury arc lamps and the lamps with mercury vapors in quartz
bulbs: ÄÐÒ-220, ÄÐÒ-375, ÄÁ-8, ÄÁ-60 and others. The rays reach a
semiconductor crystal RROM through a transmission hole in package
lid. Information deletion time amounts to 30. . . 60 min. The distance be-
tween the package and the lamp bulb is to be 2,5 ñm. Obviously, it is
necessary to provide cleanliness of the lid's glass, since otherwise deletion
will be incomplete.
Operating modes of RROM-ÓÔ ICs: saving, reading, recording (pro-
gramming) are provided by control signals given in the Table 17.18. In
realization of above mentioned modes there are no important particular
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Table 17.16. Modiﬁcations of basic EEROM ICs
Basic IC Modiﬁcation Used leads Lead
Type Byte Address Entities connection
ÊÐ558ÐÐ1 ÐÐ11 256õ4 All 7,8,9,10 
ÊÐ558ÐÐ2 ÐÐ21 1Êõ8 Save19 All 19=12
ÐÐ22 1Êõ8 Same All 19=24
ÐÐ23 2Êõ4 All 11,13,14,16 
ÐÐ24 2Êõ4 All 10,11,13,14,16 10=11
ÊÐ1601ÐÐ1 ÐÐ11 512õ4 Save 1 All 1=4
ÐÐ12 512õ4 Same All 1=24
ÊÐ1601ÐÐ3 ÐÐ31 1Êõ8 Save 8 All 8=23
ÐÐ32 1Êõ8 Same All 8=1
ÐÐ33 2Êõ4 All 4,5,6,7 
ÐÐ34 2Êõ4 All 9,10,11,12 
ÐÐ35 2Êõ4 All 4,5,9,10 
ÐÐ36 2Êõ4 All 4,5,11,12 
ÐÐ37 2Êõ4 All 6,7,9,10, 
ÐÐ38 2Êõ4 All 6,7,11,12 
ÊÌ1609ÐÐ1 ÐÐ11 1Êõ8 Save 19 All 19=12
ÐÐ12 1Êõ8 Same All 19=24
Ê573ÐÐ2 ÐÐ21 1Êõ8 Save 19 All 19=12
ÐÐ22 1Êõ8 Same All 19=24
properties in comparison with the ICs of ÅÑ group, except the availabil-
ity in some ICs (ÐÔ2, ÐÔ5, ÐÔ6) control of recording mode, which is
to be realized after programming.
IC signals:
A1 −A12  address code of a storage cell;
A13 −A15  address code of chip;
DIO0−DIO15  input (in case of programming) and output (in case
of playback) data;
Address inputs and information inputs-outputs are connected;
CE  resolution of exchange (identical to the signal of system inter-
face SY NC  "Synchronization");
OE  resolution of information delivery (DIN);
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Table 17.17. Modiﬁcations of basic EPROM ICs
Basic IC Modiﬁcation Used leads Lead
Type Address Entities connection
ÊÐ558ÐÐ1 ÐÐ11 256õ4 All 7,8,9,10 
ÊÐ558ÐÐ2 ÐÐ21 1Êõ8 Save19 All 19=12
ÐÐ22 1Êõ8 Same All 19=24
ÐÐ23 2Êõ4 All 11,13,14,16 
ÐÐ24 2Êõ4 All 10,11,13,14,16 10=11
ÊÐ1601ÐÐ1 ÐÐ11 512õ4 Save 1 All 1=4
ÐÐ12 512õ4 Same All 1=24
ÊÐ1601ÐÐ3 ÐÐ31 1Êõ8 Save 8 All 8=23
ÐÐ32 1Êõ8 Same All 8=1
ÐÐ33 2Êõ4 All 4,5,6,7 
ÐÐ34 2Êõ4 All 9,10,11,12 
ÐÐ35 2Êõ4 All 4,5,9,10 
ÐÐ36 2Êõ4 All 4,5,11,12 
ÐÐ37 2Êõ4 All 6,7,9,10, 
ÐÐ38 2Êõ4 All 6,7,11,12 
ÊÌ1609ÐÐ1 ÐÐ11 1Êõ8 Save 19 All 19=12
ÐÐ12 1Êõ8 Same All 19=24
Ê573ÐÐ2 ÐÐ21 1Êõ8 Save 19 All 19=12
ÐÐ22 1Êõ8 Same All 19=24
CS  chip selection; signal controls chip address device;
PR  programming (recording, WTBT );
RPLY  pickup signal of information acquisition, which is played
back.
Values of control signals in diﬀerent modes of chip are given in the Ta-
ble 17.18. In the process of controlling it is necessary to bear in mind that,
connected address and information outputs work in multiplex mode: at
ﬁrst at CS = 0 and the coincidence of the internal code of the chip with
accepted À13-À15 there occurs a recording into input register of address
code À1-Àß12, then outputs transfer into the mode of data importa-
tion DI0-DI15 for recording or into the mode of output of played back
data DO0-DO15 into backbone. During programming the signal CE at
the stage of address accepting has a value 0, then after data accepting
receives value 1.
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Table 17.18. Modes of EPROM ICs
IC type Control Deletion Word Reading Saving
signals recording
Ê573ÐÔ1 CS 12B  0 1
1Êõ8 PR 26B∗  0 X
100 cycles τ, ms 1x300  0.45µs∗∗ 
Ê573ÐÔ2(ÐÔ5) CS 1∗ 0 0 1
2Êõ8 OE 1 0 0 X
100 cycles(ÐÔ2) UPR, V 25 25 5 5
25 cycles(ÐÔ5) τ, ms 2 · 104  0.35µs 
Ê573ÐÔ3 CS 0∗ 0∗ 0 1
4Êõ16 CE 1 0 0 1
10 cycles OE 1 1 0 1
PR 0 1 1 0
UPR, V 18 18 5 5
τ, ms 10 10 0.45µs 
Ê573ÐÔ4 CS 0  0 1
8Êõ8 PR 0∗  1 X
25 cycles UPR, V 25  5 5
t, ms 100  0.5µs 
∗  Inﬂuence in a form of pulse with duration, τ ;
∗∗  Time of address selection.
In read mode after ﬁxing address at input register outputs transfer into
the third condition, and the information read oﬀ from matrix is disposed
in internal output register. At outputs it appears during the output
enable signal OE.
The lacks of the chip RROM-ÓÔ are a little digit of reprogramming
cycles (from 10 to 100), which is caused by quick aging of dielectric
under the inﬂuence of ultra violet radiation, the necessity of exclusion
from hardware for information deletion, much time for deletion, necessity
in special hardware for deletion, high sensitivity to illumination and
possibility of accidental deletion of information. At the same time chips of
this group have important advantages: comparatively high performance,
large variety of variants of performing at informational capacity, low
cost and availability. These qualities of chips RROM-ÓÔ cause their
wide usage in development.
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Further development of the technology PLA has lead to the creation
of erasable programmable logical device (EPLD). Functions, which are
realized by them, can be repeatedly changed; quite often there is no need
to draw out the chip from the device in which it works.
Almost all external outputs EPLD are universal. The way out of them is
the input, or output. Some outputs have additional functions, for exam-
ple, they serve for programming of chip conFiguration, which, however,
does not exclude their usage as a usual input or output.
The EPLD conﬁguration of the ﬁrm XILINX can be subdivided into two
types by internal structure and storing way: FPGA (ﬁeld programmable
gate array  gate matrix programmed by an electrical ﬁeld) and CPLD
(complex programmable logic device  a complicated programmable log-
ical matrix).
Chips of the family ÕÑ2000, ÕÑ3000, ÕÑ4000, ÕÑ5200, ÕÑ6000 and
SPARTAN are referred to FPGA. Similar to RAM, they retain set con-
ﬁguration only in case power supply on and "forget" it after switching oﬀ
the latter. Every time, having switched on power supply, such EPLD is
necessary to program again. The program is usually saved in boot ROM
being serial single-bit or usual eight-bit, set with EPLD at one board.
The way of conﬁguration booting is preset by logical levels at control-
ling inputs. The procedure of rewriting is performed automatically, after
which EPLD transfer into operational mode.
It is admitted to save information for several EPLD in one ROM. One
of them serves as a leading one (master) and, having ﬁnished its own
booting, it monitors data writing into known (slave) chips. The designa-
tion of the leading or known in no way inﬂuence the logical functions,
performed by EPLD after booting.
Specially for general work at EPLD, the company XILINX has worked
out and is producing a family of once programmable logical ROM
ÕÑ1700 with informational capacity, enough for all EPLD of FPGA
structure, which are produced by this company.
The chips of the family ÕÑ7000 and ÕÑ9500 are referred to CPLD.
They save conﬁguration independent from the presence of supply voltage.
Conﬁguration is entered with the help of programming device in ÕÑ7000
IC, and is erased by ultra violet radiation. Such EPLD are installed, as
a rule, into already adjusted devices. They are inconvenient for new
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goods adjustment because of the long-termed (about an hour) clearance
procedure.
Chips of the family ÕÑ9500, produced according to the technology
FLASH, may be repeatedly programmed, without taking them out of
the device, in which they are installed. With this purpose, a special port
JTAG is foreseen in them. In order to write the initial information or
make changes in it, this port's pins are connected by cable with LPT PC
port through several buﬀer ICs.
Port JTAG is useful not only for programming. Through it the computer
may receive information about logical equal at all outputs EPLD and in
breakpoints inside it. The ability to organize such a port is foreseen also
in EPLD structure FPGA of the latest family. Outputs of chips, occupied
by the port JTAG, may also serve as a usual input/outputs.
At Fig. 17.20 the structure of chip crystal FPGA is shown schematically.
Its central part is occupied by the matrix of conFiguration of logical
blocks (CLB), and at perimeter there are blocks of input/output (BIO),
connected with contact areas. The idea of complexity of modern EPLD is
given in Table 17.19, where the listed information about CLB and BIO,
which are contained in FPGA of the family ÕÑ4000. Gates and ﬂip-ﬂops
in this case are not independent elements, but are in the content of the
given blocks.
Any of BIO can be input or output, and connected with it external chip
output  input (IPAD), output (OPAD) or be bi-directional (IOPAD).
At corners of crystals there are auxiliary units. The area free from log-
ical elements is occupied by tracing channels, where a large number of
conductors are laid, at the intersections of which there are programming
keys. Every key consists of six ﬁeld transistors, connected, as shown in
Fig. 17.21.
While setting open or closed condition of each transistor, it is possible
to connect CLB between each other and with BIO in the proper way.
Unfortunately, such structure does not always allow the realization of
necessary conﬁguration. In complicated devices with a large number of
long irregular connections, it is possible to use not more than a half of
chip resources.
Starting the projection of the device at EPLD, you should prepare its
442
Tracing channels
IBIB
IB IB
LBC
LBCLBCLBCLBC
LBCLBCLBCLBC
LBCLBCLBCLBC
LBCLBCLBC
I/O
B
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/OB
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
I/O
B
Fig. 17.20. Structure of chip crystal FPGA
Table 17.19. Data about the structure of the family ÕÑ4000
Chip There are at crystal Length of program,
CLB BIO Gates Flip-ﬂops bit
ÕÑ4005 186 112 5000 616 151910
ÕÑ4010 400 160 10000 1120 283376
ÕÑ4013 576 192 13000 1536 393580
ÕÑ4020 784 224 20000 2016 521832
ÕÑ4028 1024 256 28000 2560 668132
ÕÑ4036 1286 288 36000 3168 832480
ÕÑ4044 1600 320 44000 3840 1014876
ÕÑ4052 1936 352 52000 4576 1215320
ÕÑ4062 2304 384 62000 5376 1433812
ÕÑ4085 3136 448 85000 7182 1924940
scheme with the help of any known scheme editors, for example, popular
ORCAD.
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Fig. 17.21. Connections of keys at ﬁeld transistors
The company Intel ﬁrst represented chips of FLASH-memory in 1988.
The memory of new type is nonvolatile, with electrical erase and repro-
gramming.
Memory elements of FLASH-memory chips are built at one MOS transis-
tor with ﬂoating gate, performed according to special patented by Intel
technology, called ETOX (from English EPROM Thin Oxide). Semicon-
ductor structure of this transistor is similar to the structure of EPROM
with reprogramming with the information erasing by ultra violet radi-
ation. It contains p- type substrate at which the areas of n-drain and
source are formed. There is a control gate (CG) above the gap between
them separated form the substrate with oxide layer SiÎ2. In the last one,
an area from polysilicon is formed performing functions of the second one
 of ﬂoating gate (FG). The electron charge may store in this area, the
electrical ﬁeld of which displaces the threshold of opening the transistor.
As a result, the transistor is open at nominal voltage at CG and charge
absence in FG, and in case of availability of charge  is closed. There are
these two states to use for saving "1" and "0".
Due to the usage of technology ÅÒÎÕ the width of the layer Si2 between
controlling gate and the liner of transistor turned out to be reduced
(in comparison with EPROM) for more than three times (till 100A).
The result of this is two peculiarities of transistor, which allowed the
creation of FLASH-memory. The voltage used during the recording of
information (for injection of electrons in ﬂoating gates) reduced to 12 V
and there appeared a possibility of electrical deletion (removal of charge
from ﬂoating gate) due to tunnel eﬀect at the voltage between drain and
controlling gate, which is equal to 12 V. These peculiarities allowed the
possibility to rerecord the information in the structure of chip system
and increase the number of rerecording in many times.
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For the organization of information storage in chips of FLASH-memory,
MÅs are disposed in the form of rectangular matrix. Transistors CG
are combined in any row and create the line of word selection; drains
in any column are also combined and create lines for bit selection, and
combined sources  lines, connected to read ampliﬁers. Such scheme of
storage connections (NOR) is very critical to the erase performance.
The point is that, more electrons may be withdrawn from FG during the
deletion than it was provided by the injection during programming. A
positive charge appears in the FG as a result, the transistor will become
master independent on voltage at CG and bridging of the whole ME
column occurs in matrix. Such IC return into working condition will be
impossible. To exclude this undesirable phenomenon, specialists of Intel
have worked out a number of measures, which inﬂuence the structure,
and organization of FLASH-memory ICs operation.
Chips BULK-ERASE may be directly used together with EPROM. Their
main advantage  the possibility of electrical deletion at the moment of
saving energetic independence  which grants the creator with advan-
tages. If during the usage of usual ROM the process of modiﬁcation of
the data which are "hard-wired" in it demand enduring procedure of
deletion, with the purpose of which it is necessary to withdraw from the
card and expose to ultra violet radiation, then FLASH-memory may be
reprogrammed under the control of the processor of the system itself.
If the worked out device is critical in the volume of memory or has no
source of voltage in reprogramming, then it is possible to use external
device for programming, having switched it through technological un-
locking. In order to get the necessary voltage it is recommended to use
analog transformer of voltage 5/12 V. FLASH- memory, which uses one
transistor at one memory cell, undoubtedly, beneﬁts in density and prime
cost in comparison with EEPROM, distinguished with complicated MÅ
structure, having limitation on the density of their disposal on crystal.
ICs of the group BOOT-BLOCK are used for the BIOS safety in per-
sonal computers. They allow combine BIOS, which may now be renewed
directly from ﬂoppy disk. The peculiarity of FLASH-memory lies in the
fact that its contents are impossible to erase, without supplying a pro-
gramming voltage +12 V at special IC input. That is what allows sav-
ing important information from occasional or unauthorized erasing. The
possibility of electrical reprogramming FLASH-memory essentially sim-
pliﬁes the process of BIOS ICs modernization on newer versions.
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As a result, chips of the group FLASH-FILE are used for data storage of
a big volume in the so-called FLASH-cards -alternative to hard drives.
As far as volumes of the manufacture of chips of FLASH-memory are
invariably glinen it its possible to say that in the nearest future FLASH-
memory will replace hard drives in many spheres of usage. For example,
in the systems working in the conditions of strong mechanical inﬂuences,
at which hard drives are not used or quickly go out of action. In the time
of access FLASH-memory is in 125. . . 250 times "quicker" than in hard
disk, but so far is inferior in data.
With microcontrollers introduction there appears a need of the easiest
and cheapest way to exchange commands and other discrete information
between the controller and the chips controlled by it, been at one or
several boards.
Multibit parallel buses with bandwidth, countable by many megabytes
per second, widely spread in computers, are too valuable and inconve-
nient for small content data communications. It is diﬃcult to connect
more than two users with a serial asynchronous bus similar to RS-232,
and for reliable synchronization of receipt and datacom one needs quartz
resonators. In this situation, the company Philips has worked out and
applied a serial bus Inter Integrated Circuit Bus (IIÑ-bus or I2), which
consists only from two signal lines.
Today the bus I2Ñ having become a factual standard for many industrial
devices, has penetrated even into IBM-joint computers. With its help,
BIOS learns, for example, about the number and conﬁguration of mem-
ory modules. And the computer system block in the process of search
and adjustment of Plug & Play devices, "communicates" with monitor
through the bus ACCESS Bus, similar to I2, but called in another way
because of patent reasons.
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RESUME
It is necessary to understand It should be memorized
1. Memories, executed on special-
ized integrated circuits are des-
tined for long-term information
storage or storing large informa-
tion content and its change with
other parts of electronic devices.
1. Unit measure of quantity of in-
formation is bit  corresponding to
one bit of binary code word or one
logic constant.
2. Information memory capacity is
deﬁned by units number of bina-
ry information equal to multipli-
cation of saving words number by
their width.
3. Memory dynamic characteristics
in common case are determined by
great quantity of diﬀerent time pa-
rameter, the main are selections
and address cycle time in read and
write modes.
4. Memories are divided accord-
ing to executed function onto op-
erative (RAM) and permanent
(ROM) memory.
5. Information written in static
RAM is saved in special place and
isn't ruined when reading.
6. Dynamic RAM information per-
manently circulates in array, as-
signed for its save and therefore, it
need to be rewritten anew for sav-
ing.
7. Permanent memories (ROM)
are supposed for storing informa-
tion, keeping permanent during all
the time of device operation.
8. ROM ICs are divided onto three
groups by the programming way:
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RESUME
ROM once being programmed by
manufacturer by the way of or-
dered photo-mask, masked ROM;
ROMs once programmed by user
according to the method of burn-
ing fusers on the chip (PROM);
ROMs programming many times
by user (reprogrammable ROM).
It is needed to be able:
1. Carry out comparative characteristic of diﬀerent type memories by
basic parameters.
2. Determine structural organization and its features for memories of
various types.
17.5. Tasks for current testing
17.5.1. Questions for monitoring
X Name the basic memory parameters.
X What is elemental memory cell?
X What is destination of RAM?
X What is the principle of RAM IC constructing with 1-bit
organization?
X What is the principle of RAM IC constructing with word
organization?
X Present examples of nonvolatile memory for RAM con-
structing.
X Introduce IC structure of dynamic RAM.
X What is dynamic RAM feature?
X What is purpose of ROM?
X How are the ROM circuits composed and on which ME
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they are realized?
X Present the structure of masked ROM on bipolar struc-
tures.
X How 0 and 1 can be set in matrix ROM?
X Show the reprogrammable ROM structure.
X Show the PLA structure.
X How are PROM programmed once?
X Which elements is reprogrammable ROM realized on?
X Explain operation principle of reprogrammable ROM ME.
X How writing information is realized in reprogrammable
ROM?
X Name digital circuits, which can belong to programmable
logic devices.
X What is peculiarity of technology FLASH?
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CHAPTER 18. THE DIGITAL
INTEGRATED CIRCUITS APPLICATION
18.1. Interference and interference immunity of
digital devices
The digital techniques devices, while their improving, receive more and
more wide application for automating the various objects control, such
as benches, technological equipment, transport sets, household technique
etc. Herewith, electronic devices and powerful sets, such as electromotors,
electromagnets, electric heaters, welding machines, etc are directly close
to each other. Because of that, the problem of noise decreasing and
providing interference immunity of electronic devices, takes on bigger
importance. The reason of this problem is not only the growth of external
interference from closely placed sets, but also the internal interferences
increasing caused by mutual inﬂuencing of the elements and electronic
devices blocks on each other. The last is especially topical because of
the tendency of increasing operating speed and microminiaturization of
electronic circuits.
Digital device is a net of elements, connected with each other. Electri-
cal chain, that connects one element's output (signal's source) with the
other element's input (signal's receiver), makes a circuit, being an anten-
na in some sense, transforming electromagnetic ﬁeld change into EMF
(electromotive force) and current in circuit. The interference appears
at the input of signal's receiver under the action of this EMF, which
depends on the circuit's area, speed of electromagnetic ﬁeld's change,
element-source's output resistance and input resistance of the element
receiver. Interferences, created by the electromagnetic ﬁeld are consid-
ered for rather remote sources, which relatively powerful sets usually are.
Except them, there are also sources of interferences, directly close to the
input circuits of the element. These are nearby conductors, which have
distributed inductive and capacitive coupling with considered circuit. In-
terferences, inﬂuenced by these couplings while signals are transforming
to nearby circuits are called crosstalk.
The elements in structure of digital device are connected up to the com-
mon power supplies. Interferences arise herewith through the common
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output resistance Rsupply of the power supply and buses resistance Rbus,
by which supply enters (Fig. 18.1).
Input
Outputsup
b b
b
b
Fig. 18.1. Elements connection through the common power supply and
delivery buses
Buses, by which power is supplied, have distributed parameters: capaci-
tance, inductance and resistance. Equivalent circuit of the bus, supplying
elements of transistor-transistor logic (TTL) is shown as an example in
Fig. 18.2.
nH
pFpF
nH
nHnH
Vsup
nst
U
Fig. 18.2. Logical elements
supplying bus's equivalent circuit
Fig. 18.3. Diagram of interference
pulses in supplying buses
Herewith, the inductance of conductor, connecting supply outputs of two
beside disposed integrated circuits being taken to equal to 20 nH, while
capacity of integrated circuit between supplying terminal and the earth
one is 30 pF. Wave impedance of this bus system with connected ICs is
36 Ω. Typical diagram of interference pulses, arising in such supplying
buses is shown in Fig. 18.3. Voltage drop on common for all resistance
elements Rsupply and Rbus (Fig. 18.1) changes the voltage, delivered to
the elements. These supply voltage increases are transmitted with some
attenuation to the element output and create interference. The biggest
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interferences are created by the resistance of null (ground) bus areas.
Voltage drop ∆u on the resistance Rbus1 represents the interference,
acting in the signal's transmitting circuit from element's Å1output to
the element's Å2 input, as it is shown in Fig. 18.1.
Interference immunity of the logic element is its ability not to react
on the wrong input signals, caused by electromagnetic pickups on input
circuit, by crosstalks and by interferences in supply buses. As all types of
logic elements contain inertial components (transistors, diodes, magnetic
cores), which need some energy for input signals switching, the element
noise immunity margin isn't equal for long and short-term interferences.
Increase of devices' interference immunity can be provided either by
choosing elements with high interference immunity or by decreasing in-
terference level at the elements' inputs by means of corresponding con-
structive and circuit solutions.
The bigger are input voltage and current, needed for element's switch-
ing and more switching time, the higher is interference immunity of the
element. Generalizing these factors, energy needed for switching, can be
studied. Particularly, the switching energy of magnetic elements with
diodes is 2-3 orders higher then the latter, used for integrated circuits'
potential elements switching. However, when choosing elementary base,
attention has to be paid to other factors such as operating speed, cost,
integration scale, operation elements' and functional blocks' assortment,
equipment production's technological eﬀectiveness. Next acts are to be
made to lessen obstacles: decreasing the circuits' loop area, joint's screen-
ing, grounding, circuit galvanic isolations, ﬁltration, speed limitation of
current switching in circuits, power-supply decoupling, blocks and de-
vices screening.
To decrease interferences, appearing in digital logic circuits, signals, with
bigger rise and fall time, small amplitude have to be used, a number of
signals, being switched at one time has to be limited and eﬀective bridg-
ing and grounding methods be used. Slow synchronization circuits with
Schmitt trimmers at the input have to be used to increase circuit's sta-
bility to external interferences. If the system has long cables, it is better
to use diﬀerential receiving and transmitting equipment, connected by
symmetrical communication lines to decrease the level of created and
perceived interferences.
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Shunting capacitors being the sources of impulse current, consumed by
digital circuits when switching, decrease voltage drop in supplying and
grounding circuits and promote to ﬁltering interferences, created by pow-
er supply and grounding. Traditional simple method of bridging, used
in digital circuits, is shown in Fig. 18.4 à. Oxide shunting capacitor of
big capacitance (10-100 µF, 1 µF at each IC) is placed close to power
supply. Ceramic shunting capacitor with capacitance of 0.1 µF is near
each trigger IC; ceramic shunting capacitors with little (100-1000 pF)
are applied to fast circuits. Each circuit, that transmits signals out of
circuit board, on which it is situated, or receives signals through the
frames of the board, has ceramic shunting capacitor with capacitance
of 0.01 µF between the power supply and signal feedback current line
(Fig. 18.5). Ceramic shunting capacitors with capacitance of 0.01-0.1 µF
are used for some other ICs, moreover, for 5 ICs at least one capacitor is
used. Disadvantage of this bridging method is that shunting capacitors
weakly ﬁlter interferences with frequency over 10 MHz because of the
own resonant frequencies.
Another shunting circuit is shown in Fig. 18.4 b. Capacitors Ñ1, Ñ2 and
ferrite ring create U-ﬁlter, reducing high-frequency interferences on the
circuit board. To each circuit, that transmits signals out of the printing
board or receives signals coming to it from outwards, ceramic shunting
capacitor with capacitance of 0.01 µF is installed, placed between the
power supply Usup and feedback circuit (Fig. 18.5). All other ICs are
supplied by ceramic shunting capacitors having capacitance of
C ≥ 4, 5 · n · Cload(F ),
where n-number of ICs outputs, Cload  load capacitance. Tantalum
oxide capacitor for low-frequency interferences ﬁltering is located near
the power supply. Its capacitance has to be at least 10 times higher the
capacitance of other capacitors in circuit, taken all together.
This layout of the elements provides satisfactory bridging at frequencies
100 MHz and more. Ceramic capacitors are to have equivalent serial in-
ductance less than 20 nH and equivalent serial resistance less than 0.5 Ω.
With account of lead inductance, tantalum (or polycarbonate) capaci-
tors must have equivalent series inductance and resistance accordingly
less than 30 nH and less than 1 Ω. Impedance of the ferrite ring at circuit
clock frequency doesn't has to exceed 10 Ω, and at frequencies exceeding
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Fig. 18.4. Shunting types in digital ICs:
a  traditional interferences ﬁltering circuit;
b  shunting circuit with U-ﬁlter
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μF μFμF μF
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a b
Fig. 18.5. Bridging of the elements, transmitting and
receiving signals out of the circuit board's frames
à  by the transition from lower to higher logical level;
b  by the transition from higher to lower logical level
IC clock one in 5 times, impedance has to exceed 50 Ω on the operating
current. The best results are received, when conductor is passing twice
through the ferrite ring. If the impedance of one ferrite ring is too small,
it is possible to use few rings in series or thicker ring. If the circuit allows
additional voltage drop, it is possible to use compound resistor with the
resistance about 51 Ω instead of ferrite ring.
Synchronizing clock signals and their harmonics are the main cause of
emitted interference in frequencies range of 30 MHz-1 MMHz. Divisible
harmonics are possible to be sharply decreased when synchronization
signals with 50% duty factor are used (when duration of synchroniza-
tion signals is almost equal to their period). It is proper to reduce the
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number of ICs, controlling each clock signal. If clock signals have to enter
on several boards, it is better to use input logical elements on Shmitt
trimmers as buﬀers, also to reduce voltage swing and speed of growth
(d/dt) of the amplitude of main synchronizing signals. If switches out of
the board control synchronizing signals, it should avoid the direct con-
trol by synchronizing signals from these switches. Instead of this, it is
better to connect circuits, controlling logical elements on the board, to
the switches, that in turn will control clock signals. Phase separation and
decentralization of clock signals will lead to their interference decreasing.
Interference problem can be solved by the way of careful system syn-
chronizing. A small group of integrated circuits should be controlled by
the means of separated clock signals to decrease transient currents, that
appear in power supplies and grounding devices. Using schemes of syn-
chronization of input signals leads to decreasing of the period, for which
the system is the most subjected to interference inﬂuence, data strobing
(gating) is also advisable.
Each input signal, that enter the board should be given to only one IC
(it is better with Shmitt trimmers on inputs), this will help to solve syn-
chronization problems. Input circuits on Shmitt trimmers increase circuit
jam-protection and make processing of the signals with slow amplitude
rise easier.
If input signal is given on a standard logical element, time of rise and
fall should be kept small to prevent parasitic oscillations.
Special attention should be paid to the signals, coming out of the board.
Outputs of the trimmers, counters and shift registers should be comple-
mented by the logical elements of the buﬀer or by ampliﬁers-transmitters
for solving the problem of images and surges from uncoordinated commu-
nication links. Passing the conductors, coming out of the board through
the ferrite ring allows switch uncoordinated communication long links
to the output. Signals, coming out of the board don't have to enter the
circuits inputs, being on this board. If neglect this rule, very serious
interference problems can happen on the initial transmitter.
To prevent reﬂection and surges, long communication links have to be
matched by their characteristic impedance. Serially joined resistor can
be useful in that case, but only when all receivers are on the far end of
communication link (Fig. 18.6 à). Resistor has to be chosen, only small
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surges appearing in the communication link while switching the signals.
Divider on resistors, situated on the far end of communication link allows
placing receivers in any its place (Fig. 18.6 b). To reduce interference in
the long cable circuit, diﬀerential transmitting and receiving devices with
symmetrical communication links have to be used.
Loads have to be switched to the far ends in the unidirectional com-
munication links (Fig. 18.7 à), and in bidirectional ones  to the both
(Fig. 18.7 b). Interference suppression can reach 70 dB (3000:1) within
the frequency range 0-100 kHz in symmetrical communicational links
with properly matched load.
sup
a
b
Fig. 18.6. Circuits of matching long communication links
for reﬂection decrease
Connection of the matched load to the cables, pads of the printed board
and circuit wires have to be made always if time of signal propagation
exceeds half of its amplitude rise and fall time. The impedance of the
ﬂat and coaxial cables matching, as well as twisted pair is ≈ 100 Ω
(75 Ω ≤ Z0 ≤ 120 Ω). The impedance of matching printed board pads
has to be equal to their characteristic impedance (20 Ω ≤ Z0 ≤ 200 Ω).
Divider on resistors (Fig. 18.8 à) can serve matched a load and feed the
shift to the communication link without additional power supplies. For
example, standard matched loads for ÒÒL-circuits are R1=330 Ω and
R2=220 Ω, herewith +2 V (Usup=+5 V) is taken oﬀ the initial resistance
132 Ω; R1=150 Ω and R2=470 Ω, herewith +3,8 V is taken oﬀ the initial
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Fig. 18.7. Circuits of load connection to the symmetrical
communication line: à  unidirectional, b  bidirectional
resistance 114 Ω, and R1=120 Ω and R2=470 Ω, herewith +4 V taken
oﬀ the initial resistance 96 Ω.
The most CÌÎS IÑs don't have load ability, enough to connect dividers
on the resistors. Resistor  capacitive divider, shown in Fig. 18.8 b, where
R3 ≈ 1 KΩ, R4 ≈ 330Ω and C1 ≈ 1000 pF can be connected to them.
a b
sup sup
Fig. 18.8. Matching of the load for communication:
a  ÒÒL-circuit; b  CÌÎS-circuit
All unused IC inputs have to be under high or low potential. Some sys-
tems provide a possibility of the unused units' disconnection.
18.2. Recommendations on mounting of integrated
circuits
One of the main terms, which provide reliable work of the electronic
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devices, constructed with a wide application of integrated circuits, is
an observance of the rules of their installation, soldering and mounting
(wiring).
Circuit boards can be divided into three main types: boards for mount-
ing components by wrapping (turning, binding) method, printed circuit
boards and boards with stack mounting.
The circuit boards of the ﬁrst type are widely used for fabrication of the
prototypes or limited products. While mounting by wrapping (Fig. 18.9)
insulated wires with cooper-silvered core with diameter of 0.16. . . 0.5 mm
are used. Mounting productivity by the handwork is 175 connections per
hour, by automatic one  900. . . 1000 connections per hour. Contact pins
are disposed with a step of 2.5 (2.54) and 1.25 (1.27) mm. The minimum
intersection of the pins is 0.3×0.3 mm. Disadvantage of this method is
big volume of the contact node (4. . . 6 turns per each connection are
needed and not more than 3 connections on each pin are needed), that
worsen frequency features of the node.
Fig. 18.9. Electrical mounting types by wrapping:
à  not modiﬁed connection; b  modiﬁed connection;
c  wrapped connection; 1  pin; 2  uninsulated wire's part;
3  insulated wire's part; 4  wrapped wire
Boards with the stack mounting are usually used for fabrication of the
limited lots of small sizes products with high-frequency characteristics,
but they don't give any advantage at time and constructing cost. Stack
mounting bases on automatic laying the routes and their contacting by
soldering or welding. When soldering contact, routes are laid with the
help of the empty needle with cooper wire of the 0.16. . . 0.32 mm in diam-
eter, which goes through the board's holes. The loops yield to soldering,
that comes out of the opposite side of the route. Mounting speed by the
handwork soldering is 150 connections per hour, by automatic one  375
connections per hour. By welding contact, it is made from the side of
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laid routes from the nickel wire to steel ﬁngers, pressed into the printed
board or to printed pads from cooper. Contact speed in automatic mode
is 400. . . 500 connections per hour.
Multi-wire method (Fig. 18.10) should be particularly mentioned, when
cooper wire of 0.1. . . 0.16 mm diameter is overlaid on the adhesion layer,
then with the help of metallic holes it is connected to the printed circuit.
Productivity of this method is 800 connections per hour. At the wire's
diameter of 0.1 mm, 39.4 cm of wire is laid on the board's area of 1 cm2.
The main elements of construction of the electronic devices' nodes and
blocks allowing the fullest realization of IC advantages are printed cir-
cuit boards. Circuit boards are used in mass production, and for high-
speed and small-size systems production. With their help assembly of
the system is easily made, they are compact and have ﬁne high-quality
characteristics. Their main disadvantages are long constructing time and
diﬃculties, which appear by contributing constructive changes.
Fig. 18.10. Mounting by multi-wire method:
1  insulated conductors of 0.16 mm diameter;
2  layer of the glue material;
3  cooper buses of power and grounding; 4  metallic hole;
5  layer of the insulated conductors from the other side of the board;
6  insulated conductors intersection
Mounting boards constructing can be conditionally split into eight main
stages:
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1. determination of the sizes and form of the board, also disposition
of the connectors,
2. IC position determination,
3. placement of the earth and power chains on the board,
4. discrete component placing,
5. determination of the topology of earth and power circuit,
6. placement of the synchronizing circuits,
7. placement of other signal circuits,
8. project follow-through.
Printed boards' size, shape and position of the connectors as well, can
be determined from the physical project of the product.
By development of the printed boards construction, few principal deci-
sions are taken, related to the choosing the parameters, such as positions
number m for IC installation, step of the IC installation in horizontal
and vertical directions hx, hy, number of the external pins q, layers num-
ber for providing connections s. Choice of this parameters, inﬂuenced by
economical, technological, circuitry, technical factors is realized based
on investigation data. Herewith, violation of the optimum correlations
between the parameters essentially complicates the construction process
and increases the cost of the equipment's development.
Let's study the main correlations. The needed number of the external
pins can be estimated with the formula q = cn, where  average number
of the pins on IC; n  number of IC on the board; r=0.57-0.75. The
biggest value of r corresponds to the operational devices of the parallel
type, the lowest  to the combinational logic circuits.
Steps of IC installation in horizontal and vertical directions that are
expressed by number of steps between the printing conductors can be
found as:
hx = b+
nyc
4
, hy = a+
nxc
4
,
where nx  IC number in the row; ny  IC number in the column; c 
average number of the pins on IC; a, b  sizes of the module along vertical
and horizontal board's axes, which are determined by number of the steps
between printing conductors.
Speciﬁc area of the board (per one module):
s1 = hxhy = ab+
c
4
(bnx + ahy) +
nxnyc
2
16
.
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Speciﬁc area s1 increases with increasing module number nxny. For set
elements number, board's area will be minimum, if nx =
a
b
ny.
Under these conditions, board's construction tends to be a square. Be-
sides, this form helps to decrease conductors' length and makes its con-
struction and producing easier.
Maximum size of the board's side, both single- and multilayer, should
not be more than 500 mm. This restriction is caused by the requirements
to mounting durability and density: the bigger is the board, the smaller
is mounting durability. Practically, printed-circuit boards with the side
up to 100 dielectric material thicknesses are usually produced without
additional details, which increase its rigidity. Special actions of rigidity
increasing are foreseen for the big sized boards (additional ﬁxing points
in the device, stiﬀeners introduction, etc.). Relation of the printed board
sides' sizes are recommended 1:1, 2:1, 3:1, 4:1, 3:2, 5:2 etc. to easy blocks
arrangements and for the uniﬁcation of the printed board's sizes. Given
estimations can be a start base to choose the main board's parameters.
At the second step, you should decide where to put IC. Device's pa-
rameters, such as size, mass, reliability of the operation depend on the
correct location of ICs' packages on the printed board surface. The near-
er will be ICs' packages on the surface of the printed boards, the harder
will be to automate their mounting, the severer will be their operational
temperature conditions, the higher obstacles' level will appear in signal
connections. On the contrary, the bigger the distance between ICs is, the
lower is eﬃciency of the physical volume use, the longer is connections
length. Therefore, all eﬀects of the choice of some location possibility
should be counted installing ICs.
Choice of the step of IC installation on the printed board is caused by the
necessary density of the ICs arrangement in equipment, operational tem-
perature conditions, by the development method of the printed boards
topology (hand-made, automatic), by the complexity of the schematic
circuit and by constructive parameters of IC package. Independently on
the package type, the step of the IC installation should be multiple to
2.5 mm. Herewith, the clearances between packages shouldn't be less
than 1.5 mm. In technically motivated events the ICs installation step
should be taken multiple to 1.25 mm.
Linear-multiserial IC displacement should be kept on the printed boards.
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However, their location in a chess order is allowed. This ICs packages
arrangement allows to automate processes of the assembly and checking,
to use more eﬀectively useful printed board's surface and rectangular
coordinate system to determine packages location.
Integrated circuits with the pined package (DIP  dual in-line package))
leads should be installed only from one side of the printed board. The
mounting pined leads being usually made in thru metallic holes, leads'
ends standing out on the board's back can explain it. ICs installation
in the packages with the pined leads to the printed board is made with
the clearance of 1.0-2.0 mm or with the insulating spacer of thickness
of 1,0-1,5 mm, beforehand, gluing them to the printed board's surface.
The spacer should be located under the whole surface of the package's
base ore between the pins on the area not less than 2/3 îf the base
herewith it should exclude the possibility of projecting outputs touch.
The clearance between IC package and the board should be not bigger
than 1.5 mm; the clearance between IC packages shouldn't be less then
1.6 mm; projecting pins' parts should be located over board's surface in
the limits of 0.5-1 mm (if something else isn't discussed in speciﬁcation).
Recommended step of IC's installation by the narrow package's side is
10 mm, by the broad side  25 mm (Fig. 18.11).
Fig. 18.11. IC's installation scheme with pined leads on the printed board
It is often necessary to form leads, when IC is installed on the printed
board. Requirements, needed to forming, are determined by the technical
documentation. Forming of ICs with pined leads is usually to be made
with bending radius not less than 2d (d  lead diameter) and distance
from IC package to the centre of curvature is not less than 1mm (if
something diﬀerent isn't discussed in speciﬁcation). Pined leads hold IC
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package ﬁrmly enough and bear almost all mechanical inﬂuences.
ICs with planar leads (SOIC-small outline IC) are also recommended
to install from one side of the printed board, only in technically proved
occasions they are allowed to install from the both board's sides. There
are three types of installation of IC's packages in packages with planar
leads on the printed boards (Fig. 18.12 c): without a clearance (forming
according to Fig. 18.12 d), with a clearance and on the spacer (forming
according to Fig. 18.12 e).
When mounting is made without clearance IC package is installed on
the printed board, pins are oriented relative to the pads and are sol-
dered. The package holds on the pins or it is glued to the board's surface
by nitroglue or epoxy adhesive. Sometimes IC installation is allowed
butt-jointed to the board or with a clearance not more than 0.7 mm (if
something diﬀerent isn't discussed in speciﬁcation).
Fig. 18.12. Installation scheme of IC's packages with planar leads:
a  without a clearance; b  with a clearance; c  with a spacer;
d  leads forming for installation without clearances;
e  leads forming for installation with clearances
When ICs installing with clearance, package is installed on the board
only on the soldered leads. When installing on the spacer, insulated or
metallic materials are used. Strips of the narrow (less than 0.3 mm) glass-
ﬁber plastic or perforated ﬁlm with holes to the IC leads may be applied
as insulation spacer. Spacer is glued to the printed board's surface, while
IC packages in turn are glued to it. Metallic spacer plays double part: it
serves for heat removal and as screen. Metallic spacer is insulated from
463
board's surface by the special ﬁlm to prevent short circuits between
printed conductors on the board.
Types of installation of the ICs in packages with planar leads are shown
in Fig. 18.13. Installation step on the narrow package's side is 17.5 mm,
on the broad  15 mm.
The planar leads hold IC's package only because of the metallic pads ad-
hesion forces with board material. These forces are comparatively small,
while package mass can appears to be important at big overloads, then
additional measures of packages with planar leads holding have to be
provided for devices, which are highly inﬂuenced by the hits and vibra-
tion.
Fig. 18.13. Types of installation of the ICs in packages with planar leads:
à  on the pad spacer (1-spacer); b  on the spacer with windows;
c  without a spacer
A better IC orientation and other components should be counted. So, on
the double-sided boards IC should be located in parallel to the connectors
(Fig. 18.14 à), when the board is multilayer, IC should be located in
parallel to the bigger axis of the board (Fig. 18.14 b).
Installation and ﬁxture of the ICs on the printed boards should provide
their normal operation when using equipment. ICs should be remote from
the elements, which release much heat while working. They mustn't be
located in the magnetic ﬁelds of the permanent magnets, transformers
and throttles.
Interconnected circuits are installed near each other, but it is important
to watch, the sensitive circuits being as far as possible from the circuits
with big interferences appearance probability. High-speed logic circuits
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Fig. 18.14. Dominating IC orientation on the printed boards
à  double-sided printed boards; b  multilayer printed boards
(synchronizing circuits, external logic circuits) are close to the main con-
nector, interface circuits  to the interface connector and analog circuits
are insulated from the digital (Fig. 18.15).
Memory matrixes should be divided ﬁfty-ﬁfty and processing circuits
should be placed between them.
For the right IC orientation on the printed board "keys" have to be
provided, determining location of the ﬁrst pin of each IC (Fig. 18.16).
ICs with the distances between their pins multiple to 2.5 mm should
be so located on the printed board, that their pins coincided with the
reference grid's nodes (Fig. 18.16), if the distances between IC pins isn't
multiple to 2.5 mm, they should be so located, that one ore more IC pins
coincided with the reference grid's nodes.
On the third step, feeding scheme and grounding circuit should be
thought out. There are next possibilities: 1) to use planar transmission
lines, 2) to use parallel buses, 3) to use grounding planes (Fig. 18.17).
Coplanar lines made a good showing in the boards with wire-wrapping
and in the double-sided printed boards. Parallel buses help to decrease
interferences, but they must have a special shape. Buses can be situated
under IC or parallel to them. They can handle a current of 2.5-15 A,
have distributed capacity (0.001-2 µF/m) and inductance (14-35 nH/m)
and impedance power supply  earth is 0.15-5 Ω. Grounding schemes
pads have to be big and parallel to the buses to reduce interferences on
the grounding buses.
In multilayer printed boards, solid layers of grounding and feeding can be
used; feeding layers can be also distributed between few sources. Upper
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    High-speed
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Fig. 18.15. Components location on the printed boards:
à  processing board; b  interface board; c  ROM board
Routing grid
Swich
Fig. 18.16. Layout of the seats for IC with planar leads
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a b
c
Fig. 18.17. Layout of grounding and feeding buses:
à  coplanar lines; b  parallel buses location; c  grounding plane
and lower layers have to be grounding or feeding layers, signal layers have
to be in the middle for more reliable protection of interferences. Feeding
layer, located upon the grounding layer has distributed capacity of 0.1-
10 µF/m2 and little inductance. Only grounding and feeding layers are
used in the boards of multi-wire type, thin wire in insulation are used as
signal lines.
The attached (add-on) buses to unload printed mounting and reduce
number of holes on the board can supply power to the circuits. Buses'
number can be equal to that of power supplies. These buses can be
installed either perpendicular or parallel to the board's plane.
An example of installation of the attached feeding bus 1, perpendicular
to the board's surface is shown schematically in Fig. 18.18 à. The short
printed conductors going away from the attached board's taps, soldered
into the metallic board's holes, deliver supply 2 to IC. The tap connects
the bus with plug pin from which power is delivered.
Fig. 18.18 b shows the construction, in which attached bus 1 is parallel to
the board's plane. The special taps make power supply 2 to IC. Special
posts have to be provided to ﬁx the buses.
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a b
Fig. 18.18. Examples of installation of supplying (grounding) buses:
perpendicular to the board's surface; parallel to the board's surface
The fourth step consists in displacing components in each circuit. If the
component belongs to several circuits at one time, it is located near
common border. Volume capacitors and ferrite rings should be located
as close as possible to the supplying and grounding leads of connectors.
Bridging capacitors, decoupling circuits, also circuits of arc discharge
and voltage surge reduction has to be on the minimum distance (not
more than 37 mm) from the components, requiring corresponding pro-
tection. Bridging capacitors are mounted directly under IC that allows
not change board's topology.
To produce a board with wire-wrap, all power and earth mounting has
to be done ﬁrstly, only then mounting of signal conductors has to be
done. Long conductors have to be soldered by point-to-point (attached)
mounting, then  short ones to decrease obstacles in signal circuits.
Multi-wire boards have a cooper grounding layer 50 µm thick on one
side, net of the cooper conductors with insulation on the other side.
Nominal impedance of these conductors is 55 Ω, capacity being caused
by intersection is 1 pF, breakdown voltage is 2000 V.
The ﬁfth step is choice of arrangement of power and earth lines contacts.
Attention should be paid on board's topology, which disadvantages are
long circuits of current ﬂowing, high spurious (parasitic) inductance be-
tween power and grounding lines. Method of decreasing common sections
of elements' current ﬂowing through the supplying buses is widely used
at this step. This method consists in installation of additional jumpers
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in the "earth" and feeding buses, which reduce the length of common
sections of elements' current ﬂowing. Three types of elements connec-
tions by "earth" and feeding buses are shown in Fig. 18.19. In the ﬁrst
variant (Fig. 18.19 à) element switching, 12 for example (consumed cur-
rent change in the circuit), leads to spurious pickup appearing in other
eleven elements in the feeding and "earth" bus. In the second variant
(Fig. 18.19 b) this interference inﬂuences only four elements at the worst,
and in the third one (Fig. 18.19 c) interference decreases more because
of the extra jumpers introduction. Interferences' level in the boards with
this topology of feeding and grounding line is close to that, which is
observed in the expensive multilayer boards.
a b
c
sup
sup
sup
Fig. 18.19. Schemes of reducing the length of common sections of elements
current ﬂowing by feeding buses
The sixth step is mounting of synchronizing circuits being close to the
digital "earth" and far from the sensitive circuits. The best method is
that one, by which a couple of circuits is forming from direct and return
wire of synchronization signal. Return wires of synchronization signals
should be connected to digital earth near any IC, which transfers or re-
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ceives synchronizing pulses. In case of multilayer boards, these circuits
should be placed after grounding and feeding layers. Synchronizing cir-
cuits have to be very short, because synchronizing pulses and their har-
monicas create a strong radiation. One circuit, having area more than
0,001 m2 can create an electromagnetic ﬁeld that much exceeds possible
limits.
Then other circuits of signal lines are placed commonly. If there is ROM
chips matrix, address bus should be located in one direction, data buses 
in the other. The circuit to the address lowest-order bit should be directly
near the grounding contact. It is necessary to strive for circuits thickness
shouldn't be more then 1/150 of their length, zigzag tracts shouldn't be
admitted (Fig. 18.20 à). If to round the corners' tops, to limit bends with
45◦ angle and use ﬂuent curves (Fig. 18.20 b-e), than the impedance can
be constant at frequencies from 0 to several gigahertz.
a b
c d
Fig. 18.20. Types of pads' bending on printed boards:
à  not acceptable; b-d  acceptable
On the last step you should decide: 1) as far as possible to enlarge cir-
cuits of feeding and grounding lines; 2) if there is any empty space on the
board, to ﬁll it and connect digital circuits' grounding with each other;
3) to ﬁll empty spaces with cooper foil and to earth them with the help of
circuits or thru holes. Herewith, lengthy grounding net is formed, which
helps to reduce barn circuits, impedance of grounding circles and inter-
ferences, created because of the spurious coupling between the supply
and earth and between grounding conductors.
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If readjust is needed, available variant of device has to be critically an-
alyzed for searching of improvement possibilities. Measure interference
level earth-earth between IC and interferences supplying-earth near any
IC. Check with the help of oscillograph, if transient processes are hap-
pening as damped (decaying) oscillations in synchronizing schemes and
other critic schemes.
Overmuch edge rises' times; excess of the interferences level supply 
earth and damped oscillations on the pulses leading edges are evidence of
bridging capacitors too little capacity. Large interferences' earth  earth
amplitude 150-300 mV indicates big spurious inductance of grounding
circuit. Damped spurious oscillations on the signals falling edge means
increased spurious inductance supplying  earth.
ICs are usually connected to the other elements of nodes and blocks
of electronic equipment by soldering of the pins, that's why particular
attention has to be paid on the mounting quality. Group soldering and
"wave" soldering is often used in lot production. Soldering is made by
the single-core soldering iron in laboratories and when ICs changing.
When soldering planar IC leads by the single-core soldering iron next
rules have to be kept (if something else isn't discussed in speciﬁcation):
temperature of the soldering iron's bit ("sting") has to be not more
than 265◦Ñ, each lead touch time not more than 3 s, interval between
neighbor leads' soldering has to be 3-10 s (depending on IC package's
type), distance between the package and soldering place along the lead's
length to be not less than 1 mm.
For the ICs with pinned leads, the temperature of the soldering iron bit
hasn't to be more than 280◦Ñ.
In case of IC group soldering, temperature of the melted solder has to
be not more than 265◦Ñ, time of its inﬂuence simultaneously on all leads
has to be not more than 2 s for the planar and 3 s  for pinned leads.
Interval between repeat solders of one IC has to be not less than 5 min.
IC package and leads insulators have to be protected from the vapors
and splashes of the soldering ﬂux. After mounting, a place of soldering
has to be cleaned of the ﬂux by the liquid, recommended for the ICs in
speciﬁcation. After mounting and cleaning of the ﬂux, the ICs are covered
with protective varnish (varnish sorts are indicated in speciﬁcation). To
prevent the electrostatic charges inﬂuence on the ICs next should be
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done:
a. to ground soldering iron bit;
b. to ground measuring and checking equipment;
c. actions on preparing, mounting and checking ICs to do only using
anti-electrostatic straps or other means to remove electric charge
from the operator.
RESUME
It is necessary to understand It should be memorized
1. Expansion of digital engineer-
ing devises' usage nowadays for au-
tomation of controlling technolog-
ical units of signiﬁcant energetic
power leads to the problem of nois-
es decreasing and interferences im-
munity provision of electronic de-
vices gets more value.
2. Increase of noises' diminishing
problem importance and providing
the electronic devices interferences
immunity relates not only to the
increase of external interferences,
but also with the increase of in-
ternal ones  mutual elements and
blocks of electronic devices inﬂu-
ence on each other, that is particu-
larly important in connection with
the tendency of increase of oper-
ating speed and microminiaturiza-
tion of electronic circuits.
1. The greater input voltage and
current, needed for element switch-
ing are, and the greater duration of
switching, the higher is the element
interference immunity.
2. For interferences' diminishing
we use such measures: decreasing
of chaines contour area, screening
of connections, grounding, ﬁltra-
tion, limitation of current switch-
ing speed in curcuits, screening of
blocks and devices.
3. For diminishing interferences,
arising in digital logical circuits, we
have to work with signals, having
large times of rise and fall, small
amplitude, to limit the number of
signals, which are simultaneously
switched, and to use the eﬀective
methods of bridging and ground-
ing.
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RESUME
3. Logical element interference in-
mmunity is the measure of its abil-
ity not to react on the error in-
put signals, caused by the electro-
magnetic pick-ups on an input cir-
cuit, crosstalks and interferences in
the supplying buses.
4. One of basic terms, which pro-
vide reliable work of the electron-
ic apparatus constructed with wide
application of digital integrated
circuits, is execution of rules of
their setting, soldering and mount-
ing.
It is needed to be able:
Use recommendations on interferences immunity providing of digital
electronic devices on the stages of circuit board constructing.
18.3. Tasks for current testing
18.3.1. Questions for monitoring
X Explain what the interference immunity of logical ele-
ment is.
X How can we increase interference immunity of digital de-
vices?
X Explain what the interference immunity of element de-
pends on.
X How does connection of elements through common power
supply inﬂuence on work of digital devices?
X What types of bridging we use in digital circuits?
X How does the usage of synchronization circuits inﬂuence
on interferences?
X Site the schemes of matching long lines for diminishing of
reﬂections.
X Name the stages of circuit board constructing.
X Give the recommendations on mounting of IÑ with pined
leads.
X Give the recommendations on mounting of IC with planar
leads.
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X Give the recommendations on signals entering and leaving
the circuit board concerning interferences problem.
X Give the recommendations on placing of components on
the circuit boards.
XCount the variants of placing of power and grounding bus-
es.
X Explain schemes of diminishing of element's current ﬂow-
ing common areas along the power buses and compare their
eﬃciency.
X What the impedance of ribbon and coaxial cables match-
ing is equal to?
XWhat the impedance of circuit board pad matching is equal
to?
X What are the recommendations on the location of multi-
layer circuit board layers?
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PART IV
Microprocessors and controllers
CHAPTER 19. MAIN CONCEPTS OF
MICROPROCESSOR TECHNOLOGY
19.1 Classiﬁcation of microprocessors
Microprocessor (MP) is a device, which accomplishes accepting, and de-
livery of information reception, processing and release. Structurally MP
contains one or several integrated circuits and performs actions deter-
mined by software recorded in memory.
Microprocessor System is a computing, monitoring or controlling system
where main processing device is MP. Microprocessor system is built of
set of microprocessor LSI (large-scale integrated).
Multimicroprocessor (or multiprocessor) system is a system formed by
combination of certain number of all-purpose or specialized MP, due to
what parallel information processing and distributed control is provided.
Microprocessor Package (MPC) is a package of integrated circuits com-
patible in electric, informational and constructive parameters that are
assigned to construct computers and microprocessor controlling systems.
Typical MPC has LSI MP (one or several integrated circuit packages);
core memory LSI (RAM); permanent memory LSI (ROM); interface or
external device controllers LSI (clock oscillator, registers, bus formers,
bus controllers, bus arbiters).
Microprocessors and MPC are classiﬁed as following: by their purpose,
number of LSI, controlling methods, type of architecture, instruction
code type.
By purpose MPs are divided into all-purpose (universal) and specialized.
All-purpose microprocessors are those of general assignment solving wide
range tasks of computing, processing and controlling.
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Specialized microprocessors are destined for solving certain types of tasks.
As specialized we regard such MPs as: signal, media, multimedia MPs
and transputers (TRAM).
Signal processors are used for digital processing of signals in real time
(e.g. for signal ﬁltering, convolution computing, correlation function
computing, signal limiting and transform computing, realization of di-
rect and inverse Fourier transform). We refer to signal processors the fol-
lowing companies: Texas Instruments  TMS320C80, Analog Devices 
ADSP2106x, Motorola  DSP560xx and DSP9600x.
Media and Multimedia processors are meant for processing of audio sig-
nals, graphic information and video images and also for solving dif-
ferent tasks in multimedia computers, play stations, household goods.
MicroUnity  Mediaprocessor, Philips  Trimedia, Cromatic Reserch 
Mpact Media Engine, Nvidia  NV1, Cyrix  MediaGX are considered
to be media and multimedia processors.
By number of LSI in MPC multichip and single chip microcontrollers
(SCM) are diﬀerentiated. MPC with single-chip and sectional MP are
referred to as multichip MPC.
Single-chip microprocessor is constructively completed device in the form
of one LSI. Another name of a single-chip MP is microprocessors with
ﬁxed data capacity. This type of processors are ones of the following
companies: Intel  Pentium (P5, P6, P7), AMD  K5, K6, Cyrix  6x86,
Diqital Equipment  Alpha 21064, 21164A, Silicon Graphics - MIPS
R10000, Motorola  Power PC 603, 604, 620, Hewlett Packard  PA-
8000, Sun Microsystems  Ultra SPARC II.
In sectional microprocessors, only some part (section) is realized in one
LSI. Another name of sectional MPs is a bit-slice microprocessor or mi-
croprocessors with grown capacity. MP sectional LSI stipulates consider-
able MPS ﬂexibility, ability to grow data capacity, initiation of speciﬁc
technological instructions from the set of microinstructions. The ICs of
families Ê589, Ê1804 are referred to the sectional microprocessors.
Single-chip microcontroller is a device constructively made in one pack-
age with LSI. It has all main component parts of MPC. They are
single-chip MP of such companies: Intel  MCS-196/296, MicroChip
 PIC17C4x PIC17C75x, Mitsubishi Electric  M3820, Motorola 
MC33035, MC33039.
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Based on the way of controllingMPs with circuit and microprogramming
control are diﬀerentiated. Microprocessors with circuit control have ﬁxed
set of instructions developed by the producing company that cannot be
changed by a consumer. Microprocessors with microprogramming control
have an instruction system developed while designing speciﬁc MPC on
the base of the set of the simplest microinstructions taking into account
a type of problems the MPC is meant for.
By the type of architecture or the construction concept, MPs with Von
Neumann architecture and MPs with Harvard architecture are diﬀeren-
tiated.
By the type of instruction system there are processors with complete in-
struction set computing (CISC) and processors with reduced instruction
set computing (RISC).
It should be mentioned that many of the MPCs may fall into diﬀer-
ent classiﬁcation criterion as they can fulﬁl diﬀerent types of problems.
There are all-purpose MPC with multicode enhancement of instruction
set, for example Pentium MMX, Pentium Ï, Cyrix 6x86MX, AMD K6,
Ultra SPARC. In CISC processors Pentium PRO, the kernel with PISC
architecture is embodied.
19.2. Organization of buses
A Bus is an informational channel that connects all MPS functional
blocks and provides data exchange in the form of binary number. Con-
structively, a bus is n conductors and one common conductor (ground).
Data are transmitted through a bus in the form of words being blocks
of bits.
In a parallel bus n bit of information are transmitted through separate
lines simultaneously, in a serial bus they are transmitted trough one line
successively. Parallel buses are made in the form of ﬂat cords and serial
ones in the form of coaxial or ﬁber-optic cable. Coaxial cable is used
to transmit data for a distance no more than 100 meters coordinating
transmitting and receiving cascades with line impedance. Fiber-optic
cables are used to transmit data for long distances.
All the main blocks of MPS are connected with uniﬁed parallel bus, which
is called System bus (SB). System bus contains three buses: address, data
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and control.
Address bus (AB) is unidirectional. It is meant to transmit memory cell
or input-output device address. Direction of transmission through an
address bus is from MP to external devices. Fig. 19.1 illustrates graphical
notations of unidirectional parallel bus where an arrow indicates the
direction of transmission.
Figure 16 in the drawing means bus capacity. It is allowed to denote
buses without showing capacity.
Data bus (DB) is bidirectional. It is meant to transmit data between
MPS blocks. Information could be transmitted through the same lines
in two directions, both to MP and from it. Graphical notation variants
of bidirectional bus are shown in Fig. 19.2.
Fig. 19.1. Graphical notation variants of unidirectional parallel 16-bit
capacity bus
Fig. 19.2. Graphical notation variants of bidirectional parallel 8-bit capacity
bus
Control bus (CB) is meant to transmit control signals. Though the di-
rection of control signals may be diﬀerent, yet control bus is not bidi-
rectional as separate lines are used for the signals of diﬀerent directions.
This bus is denoted in the same way as a unidirectional bus (Fig. 19.1).
19.3. Principles of microprocessor system
construction
MPS system construction is based on three principles:
 of backbone (highway);
 of modularity;
 of microprogramming control.
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Backbone principle deﬁnes the links nature between MPS functional
blocks  all blocks are connected with the uniﬁed system bus.
Modularity principle lies in the fact that the system is based on the limit-
ed number of constructively and functionally completed modules' types.
Each MPS module has a control input of the third (high impedance)
mode. This input is called CS (Chip Select)  chip choice or OE (Out-
put Enable)  output resolution.
Signal activity CS for the trigger is shown in Fig. 19.3. Output trigger
signal Q is appearing in the output provided with active (in this case 
zero) level of the signal CS only. If CS = 1, the trigger is transferred
into high impedance mode.
Trigger output is three-stable, i.e. it can be found in one of three modes:
that of logical unity, of logical zero and of high impedance. In every mo-
ment of time only two modules - transmitting and receiving are attached
to MPS system bus. Remaining modules are in high impedance mode.
Fig. 19.3. Signal CS activity for a trigger
Backbone and modularity principles allow grow MP controlling and com-
puting abilities connecting other modules to the system bus.
Principle of microprogramming control lies in the possibility of accom-
plishing elemental operations  microinstructions (information displace-
ments, transfer, logical operations).
MPC generalized block diagram is shown on the Fig. 19.4. MPS includes:
 central processor unit (CPU);
 ROM;
 RAM;
 interrupts system;
 timer;
 input-output device (I/O).
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Input-output devices are connected to a system bus through input-
output interfaces.
Permanent and core storages form memory system which is meant to
keep information as binary numbers. Permanent storage (ROM) is meant
to keep control programs, tables, absolute symbols, RAM- for keeping
intermediate outcome calculations.
Fig. 19.4. Generalized block diagram of microprocessor control system
Memory is organized as array of cells each having its address and keeps
a byte or a word. Group of 8 bits is called byte and a word may have
diﬀerent length in bits. More often the word means binary number with
length of two bytes. In order to have access to a memory cell it is nec-
essary to give out its address to the address bus. Fig. 19.5 illustrates
memory structure with 8 single-byte cells where speciﬁed content of a
cell corresponds to each address. Thus, the cell with the address 000 has
content 010111112 = 5F16.
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Address Data
Fig. 19.5. Memory structure of 8 single-byte cells
Central processor unite module accomplishes data processing and control
all remaining system modules. Beside MP LSI, central processor contains
circuits of synchronization and interface with a system bus. It fulﬁls
instruction code sampling from the memory, deciphers and carries them
out. Carrying out an instruction, i.e. during instruction cycle, CP fulﬁls
such operations:
 sets instruction address to the address bus AB;
 receives instruction code from the memory and deciphers it;
 computes operand address and reads out data;
 accomplishes the operation deﬁned by the instruction;
 senses external control signals, for example a call for interruption;
 generates state and control signals necessary for memory and I/O
operation.
Input-output devices or external devices are devices meant to input in-
formation into MP or to output information from it. They are: monitors,
printing units, keyboard, digital-analog and analog-digital converter, re-
lays, multiplexers. Being attached to a system bus, I/O must correspond
to certain standards and that is embedded with the help of I/O inter-
faces.
Input-output interfaces are also called controllers or adapters. Micropro-
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cessor calls interface with the help of special input-output instructions.
At the same time MP speciﬁes interface address on the address bus AB
and reads out data from the input device through the data bus DB or
write down data into input device.
Interrupt system enables MPS to respond to external signals, i.e. inter-
rupt calls, which sources can be: ready signals from external devices,
generators signals, signals from sensors' outputs. On appearing of a call
on interrupt, CP cuts oﬀ to fulﬁll the main program and proceeds to ful-
ﬁlling the subprogram of servicing the interrupt call. To form interrupt
system LSI of speciﬁcally programmed interrupt controllers is included
into MPC.
Timer is meant to accomplish functions connected with time counting.
Timer fulﬁls necessary function after MP loads number rating frequency,
delay or division index into timer.
19.4. Presentation of numbers in microprocessors
In registers or memory cells of MP, information is arranged as binary
numbers, each class having its separate cell keeping one bit of informa-
tion. Package of cells assigned to arrange one binary number is called
bit net (grid). Number of cells in a bit net is limited and depends on
constructive features of MP.
Presentation of integral numbers in MP.
Unsigned integral numbers are represented in MPs as straight code. In-
tegral unsigned number presentation in binary system is referred to as
straight code. A range of numbers in straight code for n-order net is from
0 to 2n − 1, i.e. for 8-bit net a range of numbers in straight code is from
0 to 255. For example, straight code of the number 5310 in 8-bit net is
given in Fig. 19.6.
Bits D7 D6 D5 D4 D3 D2 D1 D0
Bits' weight 27 26 25 24 23 22 21 20
5310 0 0 1 1 0 1 0 1
Fig. 19.6. Straight code of the number 5310 in 8-bit net
To present integral signed numbers, complement code is used. High order
digit is a signed one. Value of this order is zero for positive numbers and
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unity for negative numbers. Positive numbers are presented as straight
code. So, positive number +5310 is presented as in Fig. 19.5. But since
the high order digit is a signed one, the range of positive numbers is from
0 to 2n−1 − 1. For example, the range of positive numbers for 8-bit net
is from 0 to +127.
Presentation of negative numbers in complement code is fulﬁlled by
means of computing a number, which complements positive number with
the same module to the greatest unsigned number with the following ad-
dition of a unity to the result. In other words, complement code is formed
by means of addition of 1 to inverse code.
Complement code may be obtained by the following formalistic rule:
it is necessary to invert digits of straight code of positive number in
series from left to right to the last unity not including it. The last right
unity and zeros following it (from the right side) it is necessary to keep
unchanged. The range of negative numbers in complement code is from
0 to −2n−1. Fig. 19.7 shows complement code of number −5310 in 8-bit
net, where the range of negative numbers is from 0 to −12810 at the same
time the complement code of the least number −12810 is 1000 00002.
Bits D7 D6 D5 D4 D3 D2 D1 D0
Bits' weight − 26 25 24 23 22 21 20
Number sign Module number
5310 0 0 1 1 0 1 0 1
Fig. 19.7. Complement code of number −5310 in 8-bit net
Complement code singularity is in the fact that the operation of binary
numbers subtraction can be substituted by the operation of summation
of these numbers in complement code.
Advantages of complement code lies in the simplicity of operations with
numbers with diﬀerent signs and in the fact that zero has uniﬁed pre-
sentation 0=00000000. Due to them complement code is most widely
used.
Presentation of fractional numbers in MP. The way of positioning num-
ber digits in bit net is deﬁned by the form of binary numbers presenta-
tion: with ﬁxed or ﬂoating point.
Presentation of numbers in the form with ﬁxed point. To position binary
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number, containing integer and fractional parts (neglecting the sign) in
n-bit net k cells are selected to position the integer part and n-k cells
 to position fractional part. In such binary numbers' presentation, the
position of a point in a bit net is ﬁxed.
Presentation of numbers in the form with ﬂoating point. The form with
ﬂoating point is used to widen the range and to minimize an error of
number presentation in MP.
Number N is presented as a product, the ﬁrst multiplier of which is prop-
er fraction a called mantissa of a number and the second is foundation
2 in a degree p which is called number exponent:
N = ±a · 2±p.
Mantissa and exponent are signed numbers. To denote the signs in bit
net, 2 the same number in such form of presentation. For example, num-
ber 11, 012 can be recorded as 0, 011012 · 2112 or 0, 11012 · 2102 . Thus,
a point in mantissa can shift (ﬂoat) and mantissa can acquire diﬀerent
value less than a unity under corresponding value of exponent. The form
of number presentation where the high-order digit is not equal 0 is called
normalized. All other forms of presentation are called nonnormalized.
In microprocessor systems, where presentations of numbers in the form
with ﬂoated point are realized, the numbers are stored in normalized
mode the largest number of bits being used to store fractural part due
to what the accuracy of calculations increased.
Fig. 19.8 Numeration with ﬂoating point
If after fulﬁlment of arithmetic operations (for example, subtraction)
the outcome is nonnormalized then before number adding to memory
it should be normalized i.e. the shift of the mantissa to the left and
minimization of a number exponent on corresponding number of bits.
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When recording binary number in the form with ﬂoating point in (n+2)-
bit net, k cells are selected to position mantissa and n-k cells to position
exponent and 2 bits to note signs (Fig. 19.8).
The range of numbers in the form with ﬂoating point is considerably
wider than with ﬁxed one and relative error is considerably less. The form
of presentation of binary numbers is chosen depending on the type of a
task, necessary speed of operation and accuracy of arithmetic operations
and range of magnitude value variation with which a microprocessor
operates.
RESUME
It is necessary to understand It should be memorized
1. The signaling microprocessors
are used for signal processing in re-
al time.
2. Multimedia microprocessors are
applied for visual and audio infor-
mation processing.
3. Single-chip microprocessor is
constructively complete in a form
of the single LSI. 4. Diﬀerence be-
tween parallel and serial buses.
5. Purpose of address, data and
control bus.
6. The essence of backbone (sub-
way), modularity and micropro-
gram control principle.
7. Memory organization principle
of the microprocessor system.
8. Operation principle of the block
diagram of microprocessor system.
9. Number displacement principle
in the microprocessor memory.
10. Presentation of integer un-
signed numbers in straight (natu-
ral) code.
1. Deﬁnition of microprocessor, mi-
croprocessor system and micropro-
cessor set.
2. Classiﬁcation of microproces-
sors.
3. Application ﬁelds of micropro-
cessors of diﬀerent types.
4. Deﬁnition and constructive ex-
ecution of the parallel and serial
bus.
5. Determination and structure of
the system bus.
6. Symbolic notation of the ad-
dress, data and control buses.
7. The basic construction princi-
ples of microprocessor systems.
8. The generalized block diagram
of the microprocessor system.
9. Microprocessor system composi-
tion.
10. The central processor actions
during the instruction cycle.
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RESUME
11. Presentation of integer positive
and negative numbers in comple-
mentary code.
12. Presentation of fractional num-
bers in the form with ﬁxed, ﬂoating
point.
11. The straight (natural) and
complementary codes' deﬁnition
and number range in them.
12. Procedure of numeral in a
straight, complementary code.
13. The complementary code ad-
vantages over the straight.
14. Procedure of numeral in form
with ﬁxed, ﬂoating point.
You should to be able:
1. Classify the microprocessors by diﬀerent features.
2. Select the required microprocessor type depending on the solved task.
3. Write numbers in various forms and codes.
4. Choose the most expedient numeration form.
19.5. Tasks for current testing
19.5.1. Questions for monitoring
X What are the microprocessor, microprocessor and multi-
microprocessor system?
XWhich signs are the multimicroprocessor sets classiﬁed by?
XWhich tasks solution are signaling, multimedia and media
processors used for?
X Which types are MPS divided into by purpose, LSI num-
ber in them, architecture type, instructions' system?
X How are the serial, parallel bus realized constructively?
X Name the components of the system bus.
X Name the purpose of the address, data and control bus.
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X Cite the examples of notation of unidirectional 8-bit, bidi-
rectional 16-bit bus.
X How are the address, data and control bus denoted?
X Formulate the backbone, modularity and microprogram-
ming principle.
X How many units can be connected to MPS simultaneous-
ly?
X Name the modules, being the components of the typical
MPS.
X Name the purpose of main memory (RAM), permanent
memory.
X How is MPS memory organized?
X Adduce the deﬁnition of information bit.
X How long is the machine word?
X Name the function of CPU of the timer interrupt system.
X What is the instruction cycle?
X Name the function of the input-output devices.
X What are the I/O interfaces used for?
XWhich amount of information does a memory cell contain?
X Deﬁne the digit grid (mesh).
X How are unsigned integer numbers represented in MP?
X What is the straight (natural) code?
X Which code is implemented for integer signed numbers?
X How are positive, negative numbers represented in com-
plementary code?
X How is fractional number placed in memory when present-
ing in a form with ﬁxed, ﬂoating point?
X Deﬁne number mantissa, exponent.
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CHAPTER 20. ARCHITECTURE OF
MICROPROCESSORS
20.1. Microprocessors with 8-bit data bus
The block diagram of generalized 8-bit single-chip MP is shown in
Fig. 20.1. The circuit has the uniﬁed internal 8-bit bus, on which the
data, instruction codes addresses are transmitted.
Flag register F ALU
TR TA
CU DCI
IR
IDC
AB
DB
CR
Fig. 20.1. The block diagram of the 8-bit microprocessor
The block diagram contains: control unit (CU), instruction decoder
(ID), instruction register (IR), arithmetic-logic unit (ALU), accumu-
lator (A), temporal accumulator (TA), temporal register (TR), register
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of ﬂags (F ), block of the 8-bit general-purpose register (GPR), multi-
plexer, stack pointer (SP ), instruction pointer (IP ), buﬀer register of
the address (BRA), buﬀer register of the data (BRD), circuit of incre-
ment/decrement (CID).
Control unit (CU) according to the instruction decoded codes and exter-
nal control signals, generates controlling signals for all units of the block
diagram.
Instruction decoder (ID) forms signals for the control unit according to
the instruction decoded code.
In the 8-bit instruction register (IR) the instruction machine code (one
byte) is stored.
The arithmetic-logic unit (ALU) represents the combinational circuit on
the basis of the adder and logic elements, which is adjusted by signals
from the control unit outputs on this or that arithmetic or logic operation
 summation, subtraction, AND, OR, "Excluding OR", NOT, shift.
The accumulator (A) is the 8-bit register, in which one of operands in
two-operands instructions is stored, and also result of operation. For
example, in a instruction of summation
ADD B; A+B → A
clearly only one operand  8-bit register B is speciﬁed. The register
B  one of GPR. In some MP, GPR are designated by the letters of
Latin alphabet: B,C,D,H,L, in others  R0, R1, R2, . . .. The second
operands are the content of the accumulator. The result of summation of
the accumulator and register B content is brought into the accumulator
that symbolically is written in the comments to the instruction.
The temporal accumulator (TA) and temporal register (TR)  are the 8-
bit buﬀer registers allowing separate inputs ALU from its outputs, that
is to exclude race of signals.
The register of ﬂags (F, Flag), or attributes, represents several triggers
(ﬁve or six), which are established in individual or are reset into a zero
condition depending on result of operation in ALU .
The general-purpose register (GPR) is a block of 8-bit registers, in which
data and intermediate results are stored. The block GPR is possible to
consider as a high-speed RAM having the greatest speed among the
489
RAM of various types, as it is placed directly on LSI MP chip. Some
types of 8-bit processors, except 8-bit GPR, contain the 16-bit index
registers for indirect addressing organization, others assume the calls to
pair of 8-bit registers as to one 16-bit.
The multiplexer (Ì) is a device, connecting one of the general-purpose
register with the internal MP bus.
Stack Pointer (SP) is 16-bit register, in which the address of the last
engaged stack cell is stored.
Instruction Pointer (IP) is 16-bit register, in which the address of a
carried out instruction is stored. After the next instruction byte fetch
from program memory, the content IP is increased by unity.
The buﬀer register of the address (BRA) and buﬀer register of the data
(BRD) are registers with three output condition, intended for formation
of signals on lines of the address and data buses accordingly.
The circuit of increment/decrement (CID) is a device allowing to in-
crease or to reduce on unity the content of one of the registers GPR, IP
or SP without ALU participation.
Fig. 20.2. Time diagrams of synchronization pulses F1 and F2
Structurally, LSI of the 8-bit processor is executed in the package with
40 pins, from which 16 fall on the address bus, 8  on the data bus,
2 (4)  on supply connection, and all the rest  on a line of the control
bus. The basic lines of the control bus are shown in Fig. 20.1:
F1, F2  input of two not synchronization overlapped pulse train
(Fig. 20.2);
RESET  input of a signal of initial set (cleaning);
READY  input of a signal of external device or memory readiness
to an exchange; is used for organization of an exchange with less
high-speed (in comparison with MP) devices;
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WAIT  output of wait signal conﬁrmation; the active level of a
signal testiﬁes that the processor has passed into waiting mode and
carries out waiting cycles;
HOLD  input of a signal of direct access to memory (DAM) request
or that of buses mastering; is used for exchange organization with
devices, which speed is more, than processor one;
HLDA (HoLD Acknowledge)  output of acknowledgement signal of
direct access to memory; the active level of this signal testiﬁes that
the processor has transfered the address, data and control buses into
high impedance condition;
INT (INTerrupt)  input of a signal of interrupt request;
INT (INTerrupt Enable)  output of interrupt enable signal;
DBIN (Data Bus IN)  output of reading signal; the high level (Í-
level  level of logic unity) of this signal testiﬁes that the bidirectional
data bus is in the mode of information reception;
WR (WRite)  output of writing signal; the low level (L-level  level
of logic zero) of this signal testiﬁes that bidirectional data bus is in
a mode of information release;
SY NC (SYNChronization)  output of synchronization signal; the
high level of this signal testiﬁes that state byte is transmitted through
the data bus, used for formation of some controlling signals.
The circuits of speciﬁed MP diﬀer by quantity and designation of the reg-
isters, and some controlling signals as well. For example, in MP i8085 in-
stead of two signals F1 and F2, one synchronization signal CLK (CLocK)
is used; instead of a signal DBIN  reading signal RD (ReaD). The low
level of this signal testiﬁes that the bidirectional data bus is in a mode of
information receipt. There is an additional signalM/IO (Memory/Input-
Output) in MP i8085  attribute of access to memory (logic unity) or to
the I/O device (logic zero), but there is no signal SY NC.
The circuit (look Fig. 20.1) works in the following way. On switching
supply on or forming a signal of initial set RESET , content of the in-
structions pointer IP get zero meaning and the machine cycle of instruc-
tion retrieval from memory begins. Contents of the memory cell by zero
address through the buﬀer data register and internal MP bus enters the
instruction register, after that  the instruction decoder. According to
the decoded instruction codes and external synchronization and control
signals, the control device forms controlling pulses for each microopera-
tion of instruction.
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Performance of instructions in MP i8080. Each instruction in MP is
carried out during the instruction cycle. The instruction cycle consists
of instruction fetch (sample) and instruction execution cycle (Fig. 20.3).
Read cycle Execution cycle
Command cycle
Fig. 20.3. An example of instruction cycle of 8-bit MP
The duration of an instruction fetch cycle depends on the instruction
format (quantity of bytes in a machine instruction code). The instruc-
tions occupy from one up to three bytes in program memory. Multi-byte
instructions are stored in the neighbor memory cells. For fetching one-
byte instruction (for example, addition of the accumulator A contents
and register B  ADD B) one access to memory, for three-bytes in-
struction fetch (for example, call of the subroutine by address ADDR 
CALL ADDR)  three accesses are necessary. The duration of a cycle
of instruction execution depends on the operands addressing way. So,
when executing instructions with register addressing, the additional ac-
cess to memory for reading an operand is not necessary, such access is
necessary in instructions with indirect addressing. Therefore duration of
instruction cycle in MP i8080 is various for various instructions and is
deﬁned by quantity of calls to memory or to the external device.
The interval, during which processor one memory or external device
access is carried out, is deﬁned as a machine cycle M. Thus, the processor
instruction cycle consists of some machine cycles number (depending on
instruction type). Example of the fetch cycle consisting of two machine
cycles (Ì1 and Ì2), and execution cycle  from one machine cycle (Ì3)
is given in Fig. 20.3. There can be from one (for single- byte instructions
with register addressing) up to ﬁve (for three-byte complex instructions)
machine cycles in the instruction.
The machine cycle, in turn, is broken into some machine time steps T ,
during each of which the elementary action (microoperation) is carried
out in the processor. The quantity of steps in a cycle is deﬁned by the
instruction code and lays in limits from 3 up to 5. The step time is set
by the synchronization pulses period and is determined as an interval
between edges of two next pulses of a sequence F1. Thus, the instruction
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cycle MP i8080 consists of some machine cycles, and each machine cycle 
from the certain quantity of machine cycles, and each machine cycle 
from a few steps, during which those or other elementary actions are
executed in the processor.
Consider as an example instruction ADD B execution on microoper-
ations. The instruction contains one machine cycle FETCH, which is
executed for four steps, and necessary for executing microoperation of
the ﬁfth step's instruction is carried out in a step Ò2 of the following
instruction. Fig. 20.6 a-e shows the MP actions in each step of machine
cycle. The contents of the instructions pointer IP is released on the ad-
dress bus in the step Ò1 (Fig. 20.6 à) ,which in a step Ò2 (Fig. 20.6 b)
is increased by unity for addressing the following instruction. The in-
struction is fetched of memory in a step Ò3 (Fig. 20.6 c). The operands
preparation for summation is carried out in a step Ò4 (Fig. 20.6,d): reg-
ister B contents on the internal bus are sent into the temporal register,
and the accumulator A content  into the temporal accumulator. In the
ﬁfth step, which for increase of speed is combined with a step Ò2 of
the following instruction, the summation of operands is carried out. The
result of summation is memorized in the accumulator.
20.2. Microprocessors with 16-bit data bus
MP i8086/i8088 and i80186/i80188 belong to 16-bit ones of the ﬁrst
generation, i80286  to MP of the second generation. The large scale
integrated circuit MP i8086 with the geometrical sizes 5.5×5.5 mm has
40 contacts, contains about 29000 transistors and consumes 1.7 W from
the power supply +5 V; the clock frequency  5; 8 or 10 MHz.
The microprocessor executes operations with 8- and 16-bit data, repre-
sented in a binary or binary-decimal form, can process separate bits, and
lines or data arrays also. He has the built-in hardware of multiplication
and division. The formats of the data and executed operations are given
in Table 20.1.
The microprocessor has the internal scratch pad storage with capaci-
ty 14×16 bytes. The address bus is 20-bit that allows directly address
220=1048576 memory cells (1 MB).
The space of I/O addresses makes 64 KB. A multilevel vector interrupt
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DB AB
AB
DB AB
TA
TA
TP
TPAccumulator
Accumulator ALU
Instruction 
register
Register
Status byte Address
Instruction code
Fig. 20.4. Execution of instruction ADD B on micro operations:
a, b, c, d, e  accordingly steps Ò1, Ò2, Ò3, Ò4, Ò5.
system with vectors number up to 256 is realized in LSI i8086. The
organization of direct access to memory is also foreseen, by which MP
stops operation and switches the address, data and control buses into
high-impedance condition.
The note. The sign numbers are represented in complement code
The average time of instructions execution takes 12 steps. Feature of MP
i8086 is the opportunity of the hardware partial reconﬁguration for oper-
ation maintenance in two modes  minimal and maximal. The modes of
operations are set by hardware. In the minimal mode, used for construc-
tion of uniprocessor systems, MP independently is forming all control
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Table 20.1. The formats of the data and operations, which are carried
out by MP i8086
Type of Format Range Operations
the data
Byte with-
out a sign 0-255
Addition, sub-
traction, mul-
tiplication, di-
vision
Byte with
sign
-
128 
+127
-
Word
without a
sign
0 
65535 -
Word with
a sign
-
32768 -
+32767
-
Packed
binary-
decimal
number
0  99
Addition, sub-
traction with
correction
The un-
packed
binary-
decimal
number
0  9
Addition,
subtraction,
multiplica-
tion, division
with correc-
tion
signals by the internal system interface. In the maximal mode, used for
construction of multiprocessor systems, MP forms a binary code on the
state lines, which depends on a type of a bus cycle. According to this
code, the system controller Ê1810ÂÃ88 forms signals of bus controlling.
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The contacts, released in result of coding the information, are used for
multiprocessor mode control. It is necessary to choose the maximal mode
at arithmetic coprocessor use.
The block diagram. The conveyor architecture is applied in MP i8086,
which allows combine in time cycles of execution and fetching the subse-
quent instruction codes from memory. It is achieved by parallel operation
of two rather independent devices  operational device and bus interface.
The MP i8086 block diagram is shown in Fig. 20.5. The operational de-
vice executes an instruction, and the bus interface carries out interaction
with the external bus  sets addresses, reads out codes of instructions
and operands, writes down results of calculations in memory or I/O.
Operational  
device Adder
Link 
registers
Flags ALU C & S
Block
Instructions queue
Buffer 
registers
Bus 
interface
External
bus
BB
CR
Fig. 20.5. The block diagram of microprocessor i8086
The operational device consists of GPR, intended for storage of inter-
mediate results of calculations  data and addresses; ÀLU with buﬀer
registers; the register of ﬂags; the circuits of control and synchroniza-
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tion, decoding instructions codes and generating control signals for all
the blocks of MP circuit. The bus interface consists of six-byte register
memory, named the instruction queue (IQ), four segment registers: CS,
DS, ES, SS, instructions pointer IÐ, adder, and also auxiliary link reg-
isters and buﬀer circuits of the address / data buses. Instruction queue
works by a principle FIFO (First Input  First Output, that is ﬁrst has
come  ﬁrst has left) and save the order of instructions entering at the
output. The queue length is 6 bytes. If the operational device is engaged
in instruction execution, the bus interface independently initiates the
leading instructions codes fetching from the memory into instructions
queue. The next instruction word fetch from the memory carries out,
when two free bytes are discovered in the queue. The queue increases
speed of the processor in case of consecutive performance of instruc-
tions. Fetching the transitions, requests and returns' instructions from
the subroutines, processing the interrupt requests, the instruction queue
is reset, and the fetch begins from the new place of program memory.
One more task of a bus interface is formation of physical 20-bit address
from two 16-bit words. The ﬁrst word is a content of one of the segment
registers CS, SS, DS, ES, and the second one depends on addressing
type of an operand or instruction code. The summation of 16-bit words
occurs with displacement per 4 bits and is carried out with the help of
the adder, included into the structure of bus interface.
Organization of memory. The memory represents an array of capacity
1 MB that is 220 8-bit cells (Fig. 20.6).
Fig. 20.6. Memory program model
Both bytes and 16-bit words are kept in memory. Words locate in two
neighbor memory cells, high-order byte saving in high-order address cell,
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low-order one  in that with low-order. Low-order bit address is seen as
word address. Fig. 20.6 depicts example, with byte 35H being kept by
address 00000, and word 784AH - by address 00001. The initial (00000Í-
003FFÍ) addresses and ﬁnal ones (FFFF0Í-FFFFFÍ) are reserved cor-
respondingly for interrupt system and initial setting.
The memory organization when single memory cell content (look
Fig. 20.6) corresponds to each address is named linear. The segment
memory organization is used in ÌP i8086, characterizing with not the
whole memory accessibility, but the latter of few segments, i.e. memory
ﬁeld only. A linear addressing is applied inside segment.
The segment introduction can be explained as follows. Microprocessor
i8086 represents 16-bit processor, that is has 16-bit internal bus, 16-bit
registers and summers. LSI developers wish to address as large memory
array, as possible caused application of 20-bit data bus. For comparison:
16-bit address bus allows address 216 = 64 KB, 20-bit  220 = 1 MB.
For 20-bit address formation, information of two 16-bit registers is used
in 16-bit processor. 20-bit address is formed in MP i8086 of two 16-
bit addresses, named logic. The ﬁrst logic address, complemented from
the right with four nulls, represents initial address of segment of capacity
64 KB. The second logic address determines displacement in segment, i.e.
deﬁnes distance from the segment beginning to address cell. If this dis-
tance equal to 0000, then the ﬁrst segment cell is addressed, if FFFFH
 the last one. Thus, logic address space is separated into neighbor ad-
dresses blocks of capacity 64 KB, i.e. segments.
This approach to memory organization is also convenient, because of usu-
al memory logical division into code areas (soft memory), data and stack.
Physical 20-bit memory cell address is formed of two 16-bit addresses-
segment address Seg and executive address (EA), summed with displace-
ment per four bits (Fig. 20.7).
The segment address 4-bit displacement to the left is equivalent to its
multiplication by 24. Therefore, its physical address is 16 õ Seg + EA.
One of the four segment registers content is used as the ﬁrst logic address
SEG: CS (Code Segment), DS (Data Segment), ES (Extended Segment),
SS (Stack Segment). The second logic address EA or shift, depends on
a segment. Thus, the instruction pointer IP content is used in code
segment EA, meaning of EA depends on the operand addressing means
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Segment Seg
Offset EA
Physical address
Fig. 20.7. Physical address formation
in data segments, the registers SP and BP are applied for pointing second
logic address in stack segment.
A logic addresses' translation into physical is always uniquely, that is
single physical address responds to pair Seg and EA. Inverse translation
isn't unique: a physical address can be presented with 64 KB/16=4096
logic addresses pairs. Further physical address will be denoted as Seg :
EA, where both the registers notations and 16-bit data may be imple-
mented instead of Seg and EA.
Memory capacity 1 MB, from zero address beginning, is separated into
16-byte paragraphs. A segment can to begin only at paragraph border, i.e.
segment address' low-order bits are null. Segments position in memory
is arbitrary: the segments can partially or fully either to overlap or not
to have generic areas. We can address any cell of 1-MB common memory
changing the ﬁrst and second logic addresses' meanings.
The placement of 64 KB segments without overlapping in the space 1
MB is shown in Fig. 20.8. Segments' start addresses are deﬁned by 16-
bit segment registers content complemented from the right by four zero
bits. The register IP content determines displacement in codes segment,
the eﬀective address EA, indicated in instruction  displacement in data
segment and data complementary one, the register SP content  dis-
placement in stack segment.
There are instructions codes in code segments, i.e. program in machine
codes; the data  in the rest segments. Program can call to segment
data only, shown in Fig. 20.8 with shaded areas. We can move seg-
ments in the limits of all the 1 MB memory, changing the segment reg-
isters content. Fig. 20.8 b illustrates the disposal of the codes, data and
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1 Mbytes
64 Kbytes Code 
segment
Data 
segment
Stack 
segment
Additional 
segment
64 Kbytes
64 Kbytes
64 Kbytes
Fig. 20.8. Segments placing in memory space 1 MB:
a  without overlapping; b  with partial overlapping
stack's segments and complementary segment with partial overlapping.
That case appears, if the segment registers' content diﬀer less than at
64 KB/16=4096 B.
Software model. Software model of MP i8086 (Fig. 20.9) consists of GPR,
segment registers, instruction pointer and ﬂags register.
General purpose registers divide into data registers and registers-
pointers. Four 16-bit registers  AX,BX,CX,DX, relate to data reg-
isters. Any of these registers consists of two 8-bit registers, can to be
addressed independently with symbolic names AH,BH,CH,DH (High
 the upper bytes) and AL,BL,CL,DL (junior bytes  Low). Registers-
pointers SP (Stack Pointer), BP (Base Pointer ) SI (Source Index), DI
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(Destination Index) are the 16-bit ones and usually aimed for operand
addresses' saving when indirect addressing. All the GPRs may be used
for data save, but use of speciﬁed register is allowed on default in some
instructions: AX  at multiplication, division, word input and output;
AL  at multiplication, division, byte input and output, decimal correc-
tion, bytes conversion (command XLAT ); AH  at bytes multiplication,
division; BX  at translation; CX  as cycles' counter and rows length
pointer in row instructions; CL  for a shifts' number storage in the
instructions; DX  at words multiplication and division, input-output
with indirect addressing; SP  at operations with a stack; DI  at row
operations. In contrast to 8-bit MP, a displacement of the last occupied
cell relative to stack segment start is kept in register SP of 16-bit pro-
cessor, and full stack address is deﬁned as SS : SP . Segment registers
CS,DS,ES, SS determine start addresses of four memory segments. A
memory call type deﬁnes the segment registers usage (Table 20.2).
Table 20.2. Registers usage at memory addressing
Memory call type Segment register Displacement
On default Alternative
Instructions fetching CS No IP
Stack operations SS No SP
Variable addressing DS CS, ES, SS EA
Row-source* DS CS, ES, SS SI
Row-receiver* ES No DI
ÂÐ usage at call to
stack when data SS CS, ES, DS EA
reading/writing
∗ Notes. Row-source and  receiver are the data rows (arrays), taking
part in row instructions.
The segment register on default changing by alternative one is admitted
for some call types, which is realized using preﬁxes CS :, DS :, SS :, ES :.
The displacement in segment of current instruction codes is kept in the
instruction pointer IP of 16-bit processor in contrast to 8-bit MP.
The ﬂag register keeps controlling ﬂags and those of results of arithmetic
and logic operations execution. The last ones can be installed or reset
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Data registers
Pointer registers
Segment registers
Instructions pointer
Flags register F
Fig. 20.9. MP i8086 software model
by soft. The ﬂag types are given in Table 20.3.
I/O ports addressing. I/O ports address space is not segmented, occupies
64 KB and is addressed by 16 low-order bits of 20-bit address bus. Ports
can be both the 8- and 16-bit ones. Any two close 8-bit ports can be
seen as 16-bit port similar to the word in memory. At that, register AL
is used for change with 8-bit ports, and register AX  with 16-bit one.
The ﬁrst 256 ports (with numbers 0-0FFH) may be addressed with the
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Table 20.3. Flags' purpose
Operand
Notation Purpose capacity
8 16
AF
Auxiliary Flag  ﬂag of auxiliary car-
ry/borrow from low-order tetrad to high-
order (from bit D3 to D4). It is used in in-
structions of binary-decimal numbers pro-
cessing.
+ −
CF
Carry Flag  ﬂag of carry/borrow. It is set
at overrun of unsigned operands addition
(subtraction) result the range limits. Flag
CF ﬁxes high-order bit value in shift in-
structions.
+ +
OF
Overﬂow Flag  is set when signed result
overruns range limits + +
SF
Sign Flag  duplicates result high-order bit
meaning. SF = 0 for positive numbers and
SF = 1  for negative
+ +
PF
Parity Flag  is set at even number of uni-
ties and nulls in result + −
ZF Zero Flag  is set at zero operation result + +
DF
Direction Flag  ﬂag of direction control of
data arrays processing in row instructions.
At DF = 1 index registers SI,DI, taking
part in row instructions, are automatically
decremented at operand bytes number, at
DF = 0  are incremented
− −
IF
Interrupt-enable Flag  at IF = 1 execu-
tion of masked hardware interrupts is al-
lowed
− −
TF
Trap Flag  tracing ﬂag (single-step mode).
Internal interrupt 1 (INT 1) is called after
each instruction execution at its setting
− −
help of direct addressing. All the ports 64 KB are addressed indirectly 
with register DX.
Interrupts types. Processor i8086 is able to process up to 256 interrupt
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types. Its own vector corresponds to each interrupt - dual word, con-
taining address CS : IP of called subroutine. 1 KB beginning from zero
address (Fig. 20.10) is assigned for interrupt vectors in the generic space
of memory addresses.
Fig. 20.10. Vectors interrupts map
Passing to the interrupts processing subroutine INT n (n  type of inter-
rupt), the processor moves the register IP,CS, ﬂag register F content
into stack, resets interrupt enable ﬂag IF, computes address 4×n, this ad-
dress ﬁrst word moves into IP , and the second  into CS. The sequence
of this actions is equivalent to instructions:
 PUSHF ;Flags storing in stack
 ÑALL FAR and proc 4n ;Far call of interrupts processing subroutine
Interrupt ﬂag IF reset doesn't allow break the interrupt processing sub-
routine's execution until its completing or enable instruction STI execu-
tion. The last instruction of interrupt processing subroutine is instruction
IRET. Under this instruction, the processor fetches the return address
from stack (instruction address, following the instruction INT) and ﬂags
register content.
The interrupt types are demonstrated in Fig. 20.11.
The interrupts are divided into hard external and internal. Interrupt re-
quests IRQ of external hard interrupts enter the interrupt system or the
line of non-masked interrupt NMI MP. The interrupt system forms sig-
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Fig. 20.11. The interrupt types
nal INTR of masked interrupt MI. Note that masked interrupt diﬀers of
non-masked one with the ﬁrst being possible to ban by soft  instruction
of interrupt enable ﬂag reset IF . In that case, they will be ignored at
interrupts requests entering.
The internal processor interrupts are distinguished into software and
hardware. The internal soft interrupts sources (Fig. 20.11) are: division
error (type 0); single-step mode (type 1); instruction INTO (type 4).
The internal soft interrupts INT n and INT 3 are executed under in-
terrupt instruction and permit to call interrupts processing subroutines
(service subroutines BIOS and DOS, for example) without far subrou-
tines calls. Unlike INT n, interrupt INT is single-bit instruction and is
usually applied for transfer of control to debug- subprogram. The soft
interrupts execution don't depend on interrupt enable ﬂag IF .
The internal hardware interrupts of processor appear in following cases:
 when dividing by zero (type 0);
 when setting trap ﬂag (type 1). In that case, interrupt occurs
after each instruction execution;
 after instruction INTO (type 4), if overﬂow ﬂag OF is set.
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Hard interrupts appear at active signal level on pins NMI (non-masked
interrupt  type 2) and INTR (masked, types 5-255). Masked inter-
rupts are executed at set ﬂag IF . While passing to the hard interrupt
processing subroutine, the processor sequentially forms two cycles of in-
terrupt acknowledgment, during which signal INTA is generated. After
second pulse INTA, interrupt controller transfers by data bus the inter-
rupt vector number n. Then processor actions are similar to soft inter-
rupt execution. The current interrupt processing can be broken by non-
masked interrupt or another masked one of higher priority in the case,
if subprogram-handler will set interrupt enable ﬂag IF . Non-masked in-
terrupt is executed independently on ﬂag IF state.
Microprocessor i8088 diﬀers of MP i8086 by having external 8-bit data
bus along with internal 16-bit bus. Data bus capacity decrease simpli-
ﬁes constructing the memory blocks interface with external devices, but
processor eﬃciency lowers at 20-30%. Block diagram i8088 is similar
to the scheme MP i8086, but instruction queue length is shortened to
4 B, and advance instruction codes fetching is executed at one free byte
presence. This properties optimizes conveyer with taking into account
bus capacity. The processors are identical from the soft point of view,
their instructions system and registers set are equal. MP i8088, as well
as MP i8086 executes 8- and 16-bit logic and arithmetic operations, in-
cluding multiplication and division in binary and binary-decimal codes,
operations with rows, supports interrupt modes, memory direct access,
operations with ports. Position and designation of port of MP i8086
and i8088 coincides, excluding the fact that two addresses only are used
in i8088 lines AD15-AD8, and line BHE is replaced by state line S0.
Signals S0, DT/R¯ and IO/M¯ can be applied for bus cycle identiﬁcation.
Microprocessors i80186(i80188) are soft-compatible withMP i8086. Ad-
dress bus capacity is 20, of data external and internal bus - 16 and 8
correspondingly. Processors have built-in peripheral controllers of inter-
rupts, direct memory access, three-channel timer and clock oscillator.
Microprocessors i80Ñ186/i80Ñ188 has measure of power consumption
control. There are modiﬁcations with embedded serial port and dynamic
memory controller.
Microprocessor i80286 belongs to the second generation of 16-bit MP.
It is made according to technology 1.5 mm, contains 134000 transistors
and works with clock frequency 12.5 MHz. For account of improved ar-
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chitecture, MP i80286 operation speed in six times higher, than that of
MP i8086 with clock 5 MHz. Registers capacity is 16. Address bus is
24-bit, allowing addressing 224 = 16 MB of memory. I/O address space
comes to 64 KB. Instructions system contains all the instructions of
i8086, some new instructions and group of instructions of data protec-
tion control. MP i80286 has special measure for operation in systems
with many users and in multitask modes. Its most signiﬁcant diﬀerence
of MP of i8086/88 family is mechanism of memory addressing control,
providing four-level system of data protection and virtual memory sup-
port. Special measures are aimed for task switching mechanism support.
Microprocessor i80286 has means of controlling the transition through
segment border, working in real regime.
Microprocessor can operate in two modes:
8080 Real Address Mode (or Real Mode)  the mode of real address-
ing. ÌP i80286 actually represents high-speed MP i8086 and addresses
memory 1 MB.
Protected Virtual Address Mode (or Protected Mode)  protected mode
of virtual addressing. MP addresses memory 16 MB, and when using
paged addressing mechanism  up to 1 GB of virtual memory of each
task.
Switching to protected mode is realized quickly  by one instruction
(with descriptor tables being prepared in advance), and to real address-
ing mode  slowly  through hardware processor reset. MS DOS applies
the real mode. Operational systems of types XENIX, UNIX, OS/2, Net-
Ware286, MS Windows exploit the protected mode.
There are 256 various interrupt types for processor i80286. The inter-
ruption system diﬀers of MP i8086 by interrupt at speciﬁc conditions
occurrence during instruction execution (for example, while placing two-
byte operand in the last data segment cell with shift FFFFH). Such
interrupt is called particular case, or exception. In contrast to interrupts,
after exceptions processing (besides exception 9, related to coprocessor
work) the control is passed to the same instruction again (all the preﬁxes
including), which called an interrupt. On conditions, called the excep-
tion, removing the repeat instruction execution takes place.
Memory addressing in real mode is mainly the same, as in ÌP i8086.
The diﬀerence is the possibility of utilizing the additional memory block
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with capacity 64 KB. If the overﬂow in twentieth bit of address bus
A20 appears during instruction's execution while computing memory
cell address, the processor begins to operate with memory cells, which
addresses are in the range 100000− 10FFFFH.
One else feature of i80286 real mode is the possibility of control the
data overrunning segment limits. An exception 13 (Segment Overrun
Exception) is generated when addressing the words with shift 0FFFFH.
At attempt of instruction ESC execution with a memory operand not
ﬁtting in segment, the exception 9 is generated  Processor Extension
Segment Overrun Interrupt.
A segment addressing is also used in protected mode, the number of
segments can be from 1 to 16 MB, segment length is set and may to
vary from 1 to 64 KB, the attributes or rights of access to the segment
(enable writing or only reading, equal privileges and so on) are set. Each
segment is characterized with 8-bit data structure  the segment de-
scriptor, containing information about basic segment address, its limit
and attributes. Descriptors are disposed in special tables GDT (Global
Descriptor Table) or LDT (Local Descriptor Table), stored in RAM. In-
dependently on privilege level, the program can't call the segment until
the last is not described in the descriptor table.
20.3. Architecture of 32-bit microprocessors
Existing 32-bit MP i386, i486, Pentium, Pentium Pro and Pentium II
have capacity of registers and buses, being equal to 32. Data bus for
processors i386, i486 is 32-bit, and for those of Pentium, Pentium Pro
and Pentium II  64ibit. They allow address 4 GB of memory, possess
supporting measures of segment and page memory addressing. The pro-
cessors have four-level memory and I/O ports protection system, can
operate in multitask mode. Virtual processor 8086 Virtual Real Mode is
added to operation modes of MP i80286. The parallel work of some vir-
tual processors i8086 is allowed under operational system of Windows,
OS/2, Unix type's control. The processors operates with bits, bit ﬁelds,
8-, 16- and 32-bit operands, bit-lines, bytes, words (of 16-bit data) and
double words (32-bit data). Debugging and testing means are introduced
into processor architecture.
Program model. A program model of 32-bit processor is depicted in
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Fig. 20.12. It contains the next groups of registers: general purpose regis-
ters; instruction pointer; ﬂag register; segment registers; control registers;
system address registers; debugging registers; testing registers.
General purpose registers contain all the data registers and registers-
pointers of MP i8086 and i80286, and as many additional 32-bit registers.
The ﬁrst letter E (Expanded) is used in 32-bit registers notation.
Instruction pointer EIP contains shifting the next executed instruction
in code segment. Low-order 16 bits (IP ) are applied at 16-bit addresses.
Flag register EF is expanded to 32 bits. The low-order 16 bits of register
EF compose a ﬂag register F of 16-bit processor. New ﬂags are added
to the register EF :
• Flag of permission of identiﬁcation instruction (ID, Identiﬁcation Flag)
of processor (CPUID, Central Processor Unit Identiﬁcation)  for Pen-
tium+ 1 and some processors of type 486;
• interrupt virtual request (VIP, Virtual Interrupt Pending)  for Pen-
tium+;
• virtual version of enable ﬂag (VIF, Virtual Interrupt Flag) of interrupt
IF for multitask systems (Pentium+);
• ﬂag of alignment check (AÑ, Alignment Check). It is used at the priv-
ileges level 3. If ACC = 1 and AM = 1 (AM  bit in control register
R0), then if addressing to operand, not aligned by corresponding limit
(2, 4, 8) 2 bytes, exception 17 (for i486+) will be called;
• ﬂag (VM, Virtual 8086 Mode) switches on virtual processor 8086 in
the protected mode. Attempt to use privileged instructions in that mode
will lead to exception 13;
• Resume Flag (RF ) Unity value of RF allows realize restart of instruc-
tion after interrupts. It is applied together with registers of debugging
stop points.
• Segment registers. A program model contains two additional seg-
ment data registers besides segment registers of MP i8086 and i80286
(DS,CS, SS,ES): FS and GS. Descriptors shadow registers are con-
nected with each of six segment registers. 32-bit basic segment address,
20-bit limit and attributes (access' rights) from descriptor tables are
1Further notations i386+, i486+, Pentium+ mean the carried data being true for
pointed MP model and all the elder models2Operand alignment by limit 2, 4, 8 means, that operand address is multiple to
correspondingly 2, 4, 8.
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rewritten into the shadow registers in protected mode.
• The attributes of the processor state are kept in the control registers
R0−CR3 (Control Register), common for all the tasks. Low-order regis-
ter CR0 bits contain registers MSW of ÌP i80286 bits and some other
control bits. Register CR1 is reserved, 32-bit row address is kept in CR2,
by which refuse of memory page is got; the physical base address of pages
directory address and cash-memory control bits are kept in 20 high-order
bits of the register CR3. The register CR4 (Pentium+) contains bits of
MP architecture enhancements permission.
• System address registers. 32-bit base address and 16-bit limits of table
are stored correspondingly in the system registers-pointers of global de-
scriptor table GDTR and interrupt table IDTR. The registers of system
segment task TR and local descriptor table LDTR are 16-bit selectors.
The shadow descriptor registers correspond to them, containing 32-bit
segment base address, 20-bit limit and access right byte.
• The debug registers DR0 −DR3 contain 32-bit stop points addresses
in the debugging mode; DR4 − DR5 are reserved and not used; DR6
reﬂects check point state; DR7 leads by check points placing in program.
• The test registers TR enter the group of model-speciﬁc registers, their
structure and number depend on processor type: two registers TR6 and
TR7 are used in MP 386, in Pentium-II  TR1− TR12. These registers
group contains MP and cash-memory testing results.
Segment memory organization. Three address memory spaces are diﬀered
in 32-bit MP  logic, linear and physical. Logical (or virtual) address
consists of selector and shift EA. Linear address is got by addition of
base segment address with eﬀective one. Memory physical address is
created after linear address translation by block of the page readdressing.
The memory organization depends on MP operation mode. The memory
addressing in i8086 real and virtual modes is the same as in MP i8086.
Segment and page memory organization is used in protected mode. The
segment organization is used at applied level, and page  at system one.
Memory cell address formation in the protected mode is represented in
Fig. 20.13.
Segmentation block translates the logic addresses space into that of lin-
ear addresses. The EA shift in segment and the segment register, set
in instruction are the initial data for segmentation block. The segment
register content in protected mode is the selector. It contains the in-
formation about description table type (global or local) and descriptor
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Fig. 20.12. Program model of 32-bit processor
index (Fig. 20.14). The descriptor index is the descriptor number in ta-
ble. Descriptor contains the base segment address. A linear address is
determined by addition of base and eﬀective addresses. The readdress-
ing page block forms the physical memory address. A linear address
coincides with the physical at switched of block. The eﬀective address
computation block calculates operand shift in the segment according to
the addressing type.
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Fig. 20.13. Formation of memory cell address in the protected mode
16-bit addressing is used in real mode on default, but with the help of
address capacity preﬁx change, it is possible to switch to 16-bit mode.
Addressing type depends on bit D in descriptor of code segment (at
D = 0 16-bit addressing is used, at D = 1  32-bit).
Fig. 20.14 explains segment base address forming. The selector ﬁeld TI
deﬁnes operational description table (global or local), where the segment
initial address is present. RPL ﬁeld deﬁnes request level of segment
privilege. Field Index Determines the shift relatively start number of
the table. It should be admitted that start address of table is stored in
register GDTR either  for a global table, or in shadow register. Register
LDTR is in the last case, in turn, the selector and points out where the
information is about start address of the local table. That information
is rewritten to the shadow register.
Fig. 20.15 shows the descriptor format for 32-bit processor. MP i80286
descriptor contains zero in bits 63-48, and base addresses and limit's
ﬁelds occupy 24 and 16 bit correspondingly. Base address ﬁeld of 32-bit
MP occupy the second, third, forth and seventh descriptor's byte. These
bytes combine into one 32-bit base address during instruction execution.
The limit's ﬁeld occupies bytes with numbers 0, 1 and low-order bits of
sixth descriptor byte. Limit takes maximum shift in segment, i.e. eﬀec-
tive address of the last segment element. Maximum value of addressed
elements is 220 at 20-bit limit. Nevertheless, a segment can contain from
one to 4 GB, as not only byte, but also the page of volume 4 KB may be
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Selector
Access 
rights
Base 
address Limit
Access 
rights
Base 
address
Limit
Segment base address
Fig. 20.14. Forming a base address of the segment
Access rights 
AR
Base address
Base address Limit 15-0
Limit 
19-16
Base address
Fig. 20.15. Descriptor's format for 32-bit processors
the segment element. Byte with descriptor number 5 has Access Rights
(AR), particularly the next control bits: Present bit (P ); ﬁeld of De-
scriptor Privilege Level (DPL); ﬁeld of segment Type; Accessed (A) bit.
 Presence bit P is equal to unity, if segment is in physical memory
(RAM). The operating system can transfer content of some segments to
the hard disk, it resets bit P to zero in this segment descriptor. If program
addresses to the segment again after that, the exception 11 of segment
absence appears. Operating system is looking for free physical memory
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(possibly sending some other segment to the disk), copies requested seg-
ment content from the disk into the memory, writes new base address
in its descriptor and realizes restarting the instruction, which called the
exception 11 of segment absence. Described process is called swapping
or spooling.
 Field of Descriptor Privilege Level DPL contains 2 bits. Zero corre-
sponds to the top privilege level, value 3  to the primitive one.
 System bit S has zero value (S = 0) in descriptors of codes' segment,
system segments for keeping the descriptors' local tables, segment of
the Task State Segment TSS and in descriptors, being named Gates or
Locks. S = 1 in other cases. Gate possesses the information about logical
address of input into some system program and occupies 8 bytes.
Page memory organization. This organization type is applied mainly
in the virtual memory systems, allowing the programmers to use more
address space, than available physical memory. It is expedient to operate
not with bytes, but with some small memory modules - pages, taking
into account the space locality feature of codes and data (close disposal
of necessary memory cells). All the linear address space of 32-bit MP of
4 GB capacity is broken to the 220 pages of 4 KB, while page converting.
A physical space of microprocessor system memory is divided into the
pages as well, with physical memory pages number being signiﬁcantly
less, than 220. For instance, a number of physical pages (they are also
called page frames) is equal to 210 at memory capacity 4 MB. Pages,
absent in the LSI physical memory are stored in the external memory
(hard disk drive) and are loaded into physical memory of necessity, i.e.
swapping is taking place. Applied programs can operate with all the
virtual memory space  4 GB. Fig. 20.16 illustrates the process of address
page converting.
During the converting process, 20 high-order bits of 32-bit linear ad-
dress is replaced by another 20-bit value  a physical page number, in
accordance with address conversion's mechanism of (Fig. 20.16). Control
register CR3 (PDBR, Page Directory Base Register) contains physical
base address of the pages directory. The page directory is in physical
memory permanently and does not take part in swapping. It has 1024
32-bit addresses (PDE, Page Directory Entry). Each of them is the start
address of the page table. Page table (PTE, Page Table Entry) contains
addresses of the page frames in physical memory. A physical base ad-
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dress of the page directory is formed of the line of page table PTE and
12 bits of linear address shift.
Protection by privilege. A privilege system is aimed to prevent users il-
legal interactions, unauthorized data access, program and data damage.
These tasks are partially solved with protected memory mode organi-
zation, partially - with the protection by privileges. 32-bit processors
support four levels of privileges 0-3, the 0 level being the most privi-
leged. Level 0 is usually assigned to operating system kernel, level 1 
to the system services, level 2  to operating system enchantments, level
3  to the user applied programs. When executing program it is checked
if it can:
• to execute privileged instructions;
• to address to other programs' data;
• to transfer control to another program with the help of the instruc-
tions of control transfer of FAR type.
Linear address
Directory Table Offset
Pages directory
Tables directory
Physical address
Byte
Page 
frame
Fig. 20.16. Address page conversion
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The instructions are related to the privileged, which change the segmen-
tation, inﬂuence the protection mechanism, modify the interrupt enable
ﬂag IF . The exception 13 is generated when trying execution of these
instructions at privilege levels 1, 2 or 3.
The ﬁelds of Ñurrent Privilege Level (CPL) or Code Privilege Level, set
by ﬁeld RPL of selector CS, and of data descriptor DPL are used for
control of program addressing to other programs' data. Access to data
is enabled at CPL ≤ DPL.
Control transfer to the programs of diﬀerent privilege levels is realized
with the help of:
• slave (subordinate) code segments (look Table 20.4);
• descriptors of calls gates (locks).
Execution of instructions is possible in the slave segments, if current priv-
ilege level (CPL) is not lower than that of descriptor privileges (DPL)
of the slave segment, in unsubordinated ones  the segment control is
transferred at CPL = DPL. The libraries, to which various privilege
level programs can call, are usually placed in the slave code segments.
The slave code segments usage does not change current privilege level.
Call gates application is the only measure to change the privilege lev-
el. The gates identify enable input points into the code segments with
higher privilege level. Full address of input point (selector:shift) of the
procedure, to which control is transferred, is set in the gate descriptor.
Task switching. MP fulﬁlls some part of the instructions of one task
program, afterwards switches to another task execution; in multitask
systems and systems with big number of users. It continues so, until MP
will not return to the ﬁrst task. There are following measures in MP for
supporting the multitask mode:
 task state segment TSS;
 descriptor of the task state segment;
 task register TR;
 task gate.
Descriptor of the task state segment points to the segment, which con-
tains full task state, but task gate has the selector, pointing to the de-
scriptor TSS. Register TR is the segment selector TSS of current task.
Each task has its own state segment. Information about processor state
for the time of task switching  the content of almost all the MP registers,
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including ﬂags register, separate stack pointers for the privilege levels 0,
1, 2 and reference to the selector TSS of the task, causing switching, is
placed in the segment TSS.
The task switching is realized under either the instruction of interseg-
ment jumps JMP FAR or those of subroutine calls CALLFAR, or
according to hard and soft interrupts and exceptions. In the ﬁrst case,
the program has to refer to the task state segment TSS or the task gate
descriptors in GDT (LDT ), in the second-the descriptor in the interrupt
table IDT , corresponding to interrupt, can be descriptor of the task
gate.
Under instruction IRET , ﬂag of Nested Task (NT) is checked during
control transferring to called task. If NT = 0, then instruction IRET
operates in usual mode, staying in current task. If NT = 1, instruction
IRET executes switching to the previous task.
20.4. Pentium microprocessors
Microprocessor Pentium represents high-performance 32-bit processor
with internal 64-bit data bus. Processor is the developments' continua-
tion of i80õ86 processors and software compatible with them, but has a
number of peculiarities. 0.8 µm BiCMOS-technology is ﬁrstly applied
in MP Pentium, combining both technologies' advantages  operation
speed of bipolar and low power consumption of CMOS. Submicron tech-
nology usage allows increasing the transistors' number up to 3.1 millions.
For comparison: processor 8086 contains 29 thousands of transistors, and
the processor i486, nearest to Pentium  1.2 millions of them. Increase of
transistors' number (more than twice) permit disposing components in
one integrated circuit, being earlier placed in other ICs. That decreases
an access time and raises the processor throughput.
High clock frequency, superscalar architecture, separate cache memo-
ry for programs and data and other improvements, allow reaching high
throughput and compatibility with software, developed for micropro-
cessors of company Intel. Microprocessor Pentium supposes using the
operating systems such as UNIX, Windows NT, OS/2, Solaris and
NEXTstep. Consider the architecture features.
Block diagram and characteristics. A generalized block diagram of MP
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Pentium (Fig. 20.17) contains:
• BI  64-bit bus interface;
• two 32-bit integer ALU ;
• cache-memory of instructions;
• cache-memory of data;
• GPR;
• buﬀers of prefetch (PB);
• block of branch address prediction (BBAP );
• block of pipe-line calculations with ﬂoating point (BPCFP ).
External 
bus
BI
Multiplication
Addition
DivisionData 
cache
Instructions 
cache
V-pipe U-pipe
ALU ALU
PB
GPR
BBAP
BPCFP
Fig. 20.17. Generalized block diagram of microprocessor Pentium
Bus interface is meant for processor internal bus interfacing with external
bus.
Extended 64-bit data bus. Due to that, MP Pentium supports several bus
cycles' types, including a batch mode, with 256 data bits being trans-
ferred into the data cache memory for one cycle. This signiﬁcantly in-
creases transfer rate comparatively with processor i486DX. For example,
MP Pentium with bus frequency 66 MHz has transfer rate 528 MB/s,
MP i486 DX with bus frequency 50 MHz-160 MB/s.
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Extended data bus provides pipelining of the bus cycles, increasing bus
bandwidth and allowing the second cycle to start before ending the ﬁrst.
Superscalar architecture. The term "superscalar" means microproces-
sor architecture, containing more than one computing block. Processor
Pentium has two pipelines being possible to execute two instructions si-
multaneously  U -pipe-line with full instruction set and V - with limited
ones. Fig. 20.17 summarily represents pipelines with two integer-valued
ALU, GPR and PB.
High-performance arithmetic coprocessor BPCFP contains 8-stage
pipeline and hardware realizing arithmetic operations  multiplication,
addition, division. The most operations with ﬂoating point can be exe-
cuted in single integer-valued pipeline, whereupon they enter the pipeline
of calculation with ﬂoating point. The throughput of built-in arithmetic
coprocessor Pentium exceeds that of coprocessor FPU -486 (Floating-
Point Unit) in 2-10 times.
Double pipeline usage allows a few instructions to be in diﬀerent exe-
cution stages and additionally increase MP throughput for account of
full pipelines' ﬁlling with instructions. Hardware arithmetic operations'
execution is used in processor Pentium, which also increase the processor
throughput.
Separate cache memories of instructions and data. Microprocessor Pen-
tium has the separate instructions and data cache memories. That per-
mits avoid the conﬂicts between fetching for one instruction and data
accessing for another, which may appear in processor i486, for example.
Both instructions can be executed concurrently, while realizing instruc-
tions and data caching. Instructions' and data cache memory's capacity
is equal in processor Pentium, and comes to 8 KB. Instructions and da-
ta cache memory is performed by two-port associative cache memory
(look chapter 20.5. Data cache memory has two interfaces (one for each
pipeline), which allows providing two separate instructions with data for
single machine cycle.
Data cache memory is working with lazy (suspended until external bus
release) write and tuning into the mode of through or back write. Da-
ta are being read oﬀ cache memory in the last case, and then being
written into the main memory. Such caching mode permits increase of
throughput in comparison with simple direct write caching, with proces-
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sor writing data concurrently into cache- and main memory.
Multi-processor operation mode support. Pentium architecture allows two
and more Pentium processors to operate in multi-processor systems. Be-
ginning from the second generation, interface of dual-processor system
of symmetrical architecture was realized in MP Pentium.
Means of memory page size setting. Pentium-processor has option (spe-
cial control bit for choosing memory page size  traditional (4 KB) and
extended one (4 MB). The page size increase is expedient when using
cumbersome graphic applications.
Errors' detection and testing means with the help of functional redundan-
cy. Detection of internal devices' errors (internal check of parity) and ex-
ternal bus interface (bus address parity's check) and testing with the help
of functional redundancy are foreseen in processor Pentium to increase
reliability. Internal detection of errors consists in instruction and data
code complementing with parity bit that allows deﬁning errors insensibly
both for the system and user. Testing with help of functional redundancy
is applied in program applications, especially in those, critical to the re-
sults' authenticity. Testing with help of functional redundancy is based
on the work of two Pentium processors in conﬁguration main/checking
(master/checker). Master processor operates in usual single-processor
mode in such conﬁguration. Checker carries out the same operations,
but does not control the bus, and compares the master's output signals
with ones, generated by it. The error signal is formed, on diverging ob-
tained results, which system can process as interrupt. This method gives
a possibility to reveal more than 99% of errors. Moreover, testing means
suppose a possibility to perform the Built In Self Test (BIST), providing
detection of the errors of mnemonic code, programmable logic matrixes,
cache memory testing of instruction and data, address buﬀers and ROM.
Integrally, self-testing involves more than 70% of the processor blocks.
All the processors have standard test port IEEE 1149.1 for self-testing
with the help of serial test interface of the digital devices JTAG (Joint
Test Automation Group).
20.5. Particular features of 64-bit microprocessor
architecture
In 1997 companies Intel and Hewlett Packard developed new micropro-
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cessor architecture Explicitly Parallel Instruction Computing (EPIC),
laid in the base of 64-bit microprocessors IA-64, McKinley, Itanium,
Itanium 2. The particularities of EPIC architecture are:
• large number of general purpose registers. ÌP IA-64 contains 128
64-bit registers for operation with integer number and 12880  with
fractional ones;
• search of relations between instructions, search being performed
compiler instead of processor. The compiler forms ÌP IA-64 instruc-
tions into the "bundle" of 128 bits in length. The bundle contains 3
instructions and template, relations between instructions being indi-
cated in it (i.e. it is determined, if the instruction k2 may be started
in parallel to k1, or k2 has to be executed after k1 only), and be-
tween other bundles as well (may the instruction k4 from bundle c2
be started in parallel to k3 from c1);
• architecture scalability, that is instruction set adaptation to a large
number of the functional devices. For example, one bundle of three
corresponds to a set of three functional processor devices. Processors
IA-64 may involve a diﬀerent quantity of such functional devices,
remaining compatible by program code, since because of dependence
between bundles is indicated too, then instruction word from 3N
instructions (N bundles) will correspond to the processor with N
equal blocks from three functional devices;
• predication. Method of conditional branching processing is called
Predication. The instructions from diﬀerent branches of conditional
branching are denoted as predicate ﬁelds (conditions ﬁelds) and are
executed in parallel, with their results not written before determi-
nation of predicative registers' value. If the branching condition is
deﬁned in the end of cycle, one of predicate registers, corresponding
to the "right" branch is set into unity, and the second  into zero.
Before result writing, the processor checks the predicate ﬁeld and
writes only those instruction results, which predicate ﬁeld contains
unity.
521
• loading by assumption (Speculative loading). This mechanism is
aimed for decreasing processor standstills, due to wait for loading
instructions execution of relatively slow main memory. A compiler
transfers data loading instructions from the memory for their exe-
cuting as early as possible. Then if memory data are required for
some MP instruction execution, processor will not stay.
• Processor Itanium 2, made according to 0.18 µm technology is
able to execute six instructions for one machine cycle. This factor
together with increase of system bus clock frequency and bandwidth
(6.4 Gb/s, bus frequency  400 MHz, bus capacity  128), provides
the throughput more in 1.5-2 times, than in the ﬁrst Itanium. The
processor has large cache memory capacity of third level (to 3 MB),
placing in chip and operating at kernel frequency.
The processors appear in the market in 2003, performed by 0.12 µm
technology:
• Deerﬁeld, assigned for usage in dual processor systems;
• Madison, oriented onto the multi-processor systems.
The next processor, Montecito, will be produced with 90 nm technology
usage.
RESUME
It is necessary to understand It should be memorized
1. The operation principle of the
8-bit microprocessors.
2. Components' functions of the 8-
bit microprocessor block diagram.
3. Instruction cycle duration of the
microprocessor i8080 is diﬀerent
for various instructions and is de-
termined by number of the memo-
ry or external device accesses.
1. 8-bit microprocessor block dia-
gram.
2. 8-bit microprocessor composi-
tion.
3. The basic control lines, their
purpose and functions.
4. Instruction cycle structure of 8-
bit microprocessor.
522
RESUME
4. The instruction cycle includes
1-5 machine cycles, which in turn
consist of 3-5 clock cycles (beats).
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sor instructions.
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cessor is a possibility of hardware
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tion in minimal or maximal mode.
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8. Microprocessor actions during
jump to the interrupt processing
subroutine.
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unmasked interrupts.
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microprocessors depends on their
operation mode.
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pose.
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14. Main Pentium microprocessor
distinctions from i8086.
15. Pentium microprocessor archi-
tecture allows operating of 2 and
more Pentium processors in multi-
processor systems.
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mands.
17. Purpose and operation princi-
ple of prediction.
5. The basic characteristics of the
16-bit microprocessors.
6. Microprocessor i8086 block di-
agram, its purpose and element
functions.
7. How calculate the physical ad-
dress with segmented memory or-
ganization.
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the microprocessor i8086 program
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9. The operation principle of the
interrupt system.
10. The main features of the 32-bit
microprocessor architecture.
11. Data types with which 32-bit
microprocessors operate.
12. Purpose, bit-capacity and for-
mat of the 32-bit microprocessors.
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32-bit microprocessor memory.
14. Pentium microprocessor block
diagram.
15. Cash-memory realization, ca-
pacity and functions of data and
commands of Pentium micropro-
cessors.
16. Operation principle of the er-
ror detecting facilities of Pentium
microprocessors.
17. EPIC architecture peculiari-
ties.
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You should be able to:
1. Use the 8-, 16-, 32-bit microprocessors for solving tasks.
2. Program 8-, 16-, 32-bit and Pentium microprocessors.
3. Use the 16-, 32-bit and Pentium microprocessors to construct the
digital systems of data processing.
20.7. Tasks for current testing
20.7.1. Questions for monitoring
X Name the function of the control device.
X How is the program execution realized, written in the MP
memory?
X Explain the synchronization function task of the MP con-
trol device.
X How is the interrupt function of MP control device real-
ized?
X Call the purpose of the command decoder.
X Numerate the control device functions.
X Name a destination of the arithmetic-logic device (ALD).
X Name a purpose of the accumulator.
X How is the accumulator realized constructively?
X Name a function of the ﬂags register.
X What is the ﬂag register constructively?
X On which elements base are common purpose registers
(CPR) realized?
X Name functions of the common purpose registers.
X For what is multiplexer used?
X Name a stack pointer function.
X What is a stack pointer constructively?
X What is a command pointer constructively
X What does the MP command cycle consist of?
X What is the machine cycle, clock cycle of MP?
X What is the address bus capacity of 16-bit MP?
X Which size has the address space of I/O ports of 16-bit
MP?
X How many clock cycles does command of 16-bit MP con-
tinue on average?
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X Numerate the operation modes of MP i8086.
X Name the peculiarities of minimal, maximal MP i8086 op-
eration mode.
X Which architecture type is applied in MP i8086?
X Name the structure of MP i8086 operational device.
X Name the function of CPR of MP i8086.
X Name the control and synchronization block of MP i8086.
X Call the memory organization types.
X What is the linear, segment memory organization?
X Numerate a structure of the program model of MP i8086.
X Numerate the CPR, data registers of MP i8086.
X Name the peculiarities of the ﬁrst 256 I/O ports.
X Which interrupt types are diﬀered?
X Which diﬀerence is between masked and unmasked inter-
rupt?
X Name the most important diﬀerence between MP i80286
and i8086.
X Numerate the program model of 32-bit MP composition.
X Numerate the CPR structure of 32-bit MP.
X Name the code counters destination of 32-bit MP.
X Numerate the segment registers of 32-bit MP.
X Deﬁne the descriptor.
X Numerate the address memory space of 32-bit MP.
X Present the descriptor format for 32-bit MP.
X What does the system bit state depend on?
X What is swapping?
X Name the page catalog purpose at page memory organi-
zation of 32-bit MP.
X Cite MP Pentium structure.
X Numerate advantages of extended 64-bit data bus of MP
Pentium.
X Determine the superscalar architecture.
X Which is command, data cash- memory size of MP Pen-
tium?
X How is MP Pentium parity check of address and testing
bus realized?
X How does testing with the help of functional redundancy
work?
X Give the examples of 64-bit MP.
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X Numerate the peculiarities of EPIC architecture.
X What is the predication operation principle?
20.7.2. Problems for independent and individual solution
1. Find exchange speed of UART controller, if: Generator frequency of
the microprocessor is 12 ÌHz; UART "0" operation mode is used.
2. Find port load constant, required for symbol "5" output to the con-
nected to it 7-segmented indicator, if:
a
b
ce
f
g
d
Fig. 1.
• indicator with common anode is applied;
• the segments displacement is shown in Fig. 1;
• connection of the indicator segments with port pins is adduced
in Table 1.
Table 1
3. Find port load constant, required for symbol "6" output into
connected to it 7-segmented indicator, if:
a
b
ce
f
g
d
Fig. 1.
• the indicator with common anode is applied;
• indicator segments displacement is shown in Fig 1;
• indicator segments connection with port pins is depicted in
Table 1.
Table 1
4. Find port load constant, required for symbol "3" output to the con-
nected to it 7-segmented indicator, if:
a
b
ce
f
g
d
Fig. 1.
• the indicator with common anode is used;
• indicator segments' placement is shown in Fig. 1;
• the indicator segments connection with port pins is adduced
in the Table 1.
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Table 1
5. Find port load constant, required for symbol "2" output to the con-
nected to it 7-segmented indicator, if:
a
b
ce
f
g
d
Fig. 1.
• the indicator with common cathode is used;
• indicator segments' placement is shown in Fig. 1;
• the indicator segments connection with port pins is adduced
in the Table 1.
Table 1
6. Determine the counting registers TH0, TL0, timer-counter T/C0 load
constants for forming time interval 200 µs. Timer-counter operation
mode "1" is used. Generator frequency is 6 MHz.
7. Determine time interval, formed by timer-counter T/C0, if:
• operation mode "2" is used of timer-counter;
• generator frequency is 12 MHz;
• counting registers load constants TH0=200, TL0=200.
8. Determine processor oscillator frequency, if:
• time interval, formed by timer-counter TC0  156 µs;
• "2" operation mode is used of timer-counter;
• counting registers load constants TH0=100, TL0=100.
9. Determine load constants of counting registers TH1, TL1, timer-
counter Y/C1 for exchange speed provision of UART controller  2400
bauds, if:
• "1"(3) operation modes are used of UART;
• "2" operation mode of timer-counter (timer mode);
• oscillator frequency is 12 ÌHz;
• speed doubling bit SMOD=0.
10. Determine load constants of the counting registers TH1, TL1, of
timer-counter T/C1 for exchange speed provision of UART controller
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1200 baud, if:
• "1"(3) UART operation mode is used;
• "2" operation mode of timer-counter is used (timer mode);
• oscillator frequency 6 ÌHz;
• speed doubling bit SMOD=1.
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CHAPTER 21 BASICS OF
PROGRAMMING IN ASSEMBLER
21.1. Format of commands
The program is a sequence of commands (instructions), which execution
results in the solving of a problem.
The command deﬁnes the operation, which MP executes with data. The
command contains the information in the explicit or implicit form on
where the result of operation will be placed and about the address of
the next command as well. The code of a command consists of sev-
eral parts, called ﬁelds. The structure, the purpose and the arrange-
ment of ﬁelds are called an instruction (command) format. Generally,
the instruction format contains operational and address parts. The op-
erational part contains an opcode (for example, addition, multiplication,
data transmission). The address part consists of several ﬁelds and con-
tains the information on operand addresses, result of operation and the
following command. The instruction format in which the address part
consists of two ﬁelds (addressing attribute and the operands' address),
is shown in Fig. 21.1.
Operation code 
(m bits)
Addressing feature 
(k bits)
The addresses of 
operands (n bits)
Operation part The addressing part
Fig. 21.1. The instruction format
The ﬁeld "addressing attribute"deﬁnes a way of addressing of
an operand. Bits of ﬁelds "Addressing attribute"and "Address of
operands"in aggregate deﬁne memory cells, in which operands are stored.
There are distinguished such groups of commands:
 data transfer (transmission) commands;
 input-output commands;
 commands of the the information processing (arithmetic, logical,
oﬀset, the comparison of operands, decimal correction);
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 commands of controlling the program execution order (transition,
subroutines calling, return from subroutines, interrupts);
 commands of setting modes of MP operation.
The total quantity of bits in a command code is called format length. The
quantity of a binary digits m in the ﬁeld "operation code" provides an
opportunity of representation of all the operations, which MP executes. If
MP executesM of diﬀerent operations, the quantity of m bits is obtained
as:
m ≥ log2M.
If memory contains S cells, then a quantity of n bits in the ﬁeld "address
of operands", necessary for write of one operand address is:
m ≥ log2S.
The length of the instruction format deﬁnes speed of a command execu-
tion and depends on way of addressing of operands.
21.2. System of commands of MP i8086
The system of commands of MP i8086 (Table 21.1) contains 91 mnemonic
codes. All commands of MP can be divided into ﬁve groups:
 commands of transferring the information (transfer, work with
stack, input-output commands);
 commands of processing the information (arithmetic, logical, oﬀset
commands);
 line commands;
 commands of control transfer, including commands of interrupts;
 MP condition control commands.
Such designations are used in Table 21.1:
src  operand-source;
dest  operand-purpose;
reg  8/16-bit GPR;
reg8  8-bit GPR;
reg16  16-bit GPR;
sr  segment register;
mem  8/16-bit memory cell;
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mem8  8-bit memory cell;
mem16  16-bit memory cell;
r/m  8/16-bit register or a memory cell;
r/m/u  8/16-bit register, memory cell or a direct operand;
immed  a direct operand;
disp  8/16-bit displacement while setting the address;
disp8  8-bit displacement;
disp16  16-bit displacement;
target  label, which transition is carried out to;
seg target  the ﬁrst logical address (the segment address) of target label;
oﬀset target  the second logical address (oﬀset in a segment) of target
label;
A  accumulator AL or AX;
m [disp]  a memory cell with eﬀective address EA = disp.
Table 21.1. System of commands of the microprocessor i8086
COMMAND
MNEMONIC
CODE
COMMAND
DESCRIPTION
COMMAND
ALGORITHM
BYTES CYCLES
COMMANDS OF TRANSFERING THE INFORMATION
TRANSFER COMMANDS
MOV dest,
src
Transferring data
from the register,
memory cell or
transfer of the
direct operand
to the register or
memory cell
reg ← reg
sr ← reg
reg ← sr
mem← reg
reg ← mem
mem← sr
sr ← mem
a← mem
mem← a
mem8← immed
mem16← immed
reg8← immed
reg16← immed
2
2
2
2-4∗1
2-4∗1
2-4∗1
2-4∗1
3
3
3-5∗2
4-6∗3
2
3
2
2
2
9+EA
8+EA
9+EA
8+EA
11
11
10+EA
10+EA
4
4
XCHG r/m,
reg
Data exchange
between registers
or the register
and memory
reg ←→ reg
mem←→ reg
A←→ reg
2
2-4∗1
1
4
17+EA
3
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COMMAND
MNEMONIC
CODE
COMMAND
DESCRIPTION
COMMAND
ALGORITHM
BYTES CYCLES
XLAT Replacement of
contents AL by
value of memory
cell with ES ad-
dress: [BX+(AL)]
AL ← ES : [BX +
(AL)]
1 11
LEA reg16,
mem
Loading the ef-
fective address
of memory cell
'mem' in the
register
reg ← EA 2-4∗1 2+EA
LDS reg16,
mem
Word loading
in register reg16
from memory cell
by the address
[mem], in DS 
of the follow-
ing word from
the cell by the
address [mem+2]
reg ← [mem]
DS ← [mem+ 2]
2-4∗1 16+EA
LES reg16,
mem
Word loading
in register reg16
from memory cell
by the address
[mem], in ES 
of the follow-
ing word from
the cell by the
address [mem+2]
reg ← [mem]
ES ← [mem+ 2]
2-4∗1 16+EA
LAHF Loading the low
byte of the ﬂags
register FL in AH
AH ← FL 1 4
SAHF Saving AH in the
low byte of the
ﬂags register FL
FL← AH 1 4
COMMANDS OF OPERATION WITH STACK
PUSH
r/m/sr
Transfer of a
word from the re-
SP ← SP − 2
[SS : SP ]← r/m
2-4∗1 11
16 + EA
gister or from me-
mory into a stack
SP ← SP − 2
[SS : SP ]← sr
1 10
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COMMAND
MNEMONIC
CODE
COMMAND
DESCRIPTION
COMMAND
ALGORITHM
BYTES CYCLES
PUSHF Transfer the con-
tents of the ﬂags
register to a stack
SP ← SP − 2
[SS : SP ]← F
1 10
POP r/m/sr Transfer of a
word from stack
r/m← [SS : SP ]
SP ← SP + 2
2-4∗1 8
16 + EA
into the register
or memory
sr ← [SS : SP ]
SP ← SP + 2
1 8
POPF Transfer of a word
from a stack into
the ﬂags register
F ← [SS : SP ]
SP ← SP + 2
1 8
I/O COMMANDS
IN AL, P8
IN AL, DX
Input byte from
8-bit port with
P8 address to ac-
cumulator AL or
with the address,
which is in DX
AL← Port(P8)
AL← Port(DX)
2
1
10
8
IN AX, P8
IN AX, DX
Input word from
16-bit port with
P8 address to ac-
cumulator AX or
with the address,
which is in DX
AX ← Port(P8)
AX ← Port(DX)
2
1
10
8
OUT P8, AL
OUT DX,
AL
Output byte from
accumulatorALin
8-bit portwith P8
address or with
address, that is
stored in DX
Port(P8)← AL
Port(DX)← AL
2
1
10
8
OUT P8,
AX
OUT DX,
AX
Output word
from accumulator
AX in 16-bit
port with P8
address or with
the address, that
is stored in DX
Port(P8)← AX
Port(DX)← AX
2
1
10
8
I/O COMMADS OF PROCESSING THE INFORMATION
I/O ARITHMETIC COMMANDS
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COMMAND
MNEMONIC
CODE
COMMAND
DESCRIPTION
COMMAND
ALGORITHM
BYTES CYCLES
ADD r//m,
r/m/i
Addition of two
operands
r/reg ← r/reg + reg
reg ← reg + r/m
reg8←reg8+immed
2
2-4∗1
3
16+EA
∗1 The command occupies two bytes, if during the addressing the mem-
ory cells are not used, that is disp = 0, for example, the designation
of a memory cell ′mem′ corresponds to the designation [SI]; the com-
mand occupies three bytes if it is used 8-bit oﬀset disp8, for example,
[SI + 25H]; the command occupies four bytes, if the oﬀset is 16-bit 
disp16, for example, [SI + 1000H].
∗2 The command occupies three bytes at disp = 0, four bytes at disp8
and ﬁve bytes at disp16.
∗3 The command occupies four bytes at disp = 0, ﬁve bytes at disp8 and
six bytes at disp16.
∗4 Logical shift to the left coincides with arithmetic shift to the left. It
is supposed to use designation SHL instead of designation SAL.
∗5 Time of execution of a line command without a repetition preﬁx is
resulted.
∗6 Time of execution of a line command with a repetition preﬁx is re-
sulted. In register CX, the amount of recurrences is written down.
∗7 At the set ﬂag of a direction (DF = 1)  operation of summation,
otherwise  subtraction.
∗8 m/n  during the execution of jump the command is executed for m
cycles, otherwise  for n cycles.
∗9 At the set ﬂag (OF = 1) the command is executed for 53 cycles,
otherwise  for 4 cycles.
Value of quantity of cycles EA, necessary for calculation of the eﬀective
address, depends on a way of addressing of an operand (Table 21.2).
Table 21.3 illustrates inﬂuence of commands on the condition of ﬂags,
it designates: "+"  the command inﬂuences a ﬂag; "−"  does not
inﬂuence; "1"  sets a ﬂag in 1; "0"  dumps a ﬂag in zero; "?" 
uncertain condition (depends on concrete values of operands).
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Table 21.2. Calculation of eﬀective EA address
Memory call type Segment register Displacement
On default Alternative
Instructions fetching CS No IP
Table 21.3. Arrangement of ﬂags
Memory call type Segment register Displacement
On default Alternative
Instructions fetching CS No IP
21.3. Examples of command execution
Consider the examples of execution of commands' set of information
transfer. Commands of the data transfer from the registers to the regis-
ters, from the registers to the memory, from the memory to to registers,
from the memory to the memory, so as to the stack and from the stack
concern to this set of commands.
Example 21.1 Send the data from the CL register to the BL register.
Before the execution of a command, the BL register contains number
101011111, and CL  00001111.
By a command
MOV BL,CL ; BL← CL
(MOV e  to move) contents of the CL register are sent to the BL
register. After the execution of a command, contents of the BL register
are equal to 00001111; contents CL will not change that is contents of
two registers will become identical in MP: BL=00001111, CL=00001111.
Example 21.2 Send contents of a memory cell DS: [100EH] into the
CX register.
By a command
MOV CX, [00EH] ; CX ← DS : [100EH]
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Contents of a 16-bit memory cell with DS address: [100EH] is sent to
16-bit CX register. Let before execution of a command, contents of CX
register are equal to 1234H, that is 00010010001101002, and there is a
word 5678H in memory by the speciﬁed address, and the low byte of a
word 78H is located by the DS address: [100EH], the upper byte 56H 
by the DS address: [100FH]. After the execution of a command, the low
byte of a word in memory will be copied into the low part of CX register
that is to CL, and the high byte  to the high part that is into CH. In
result, contents of CX will be 5678H and the information in memory
remain constant (Fig. 21.3).
Data segmentCPU
Fig. 21.2. The execution of command MOV [100EH], CX
Let's notice, that in two-operand commands of type
MOV dest, src
one of operands can be contents of the register:
MOV r1, r2 ; r1← r2
MOV m, r ; m← r
MOV r,m ; r ← m.
Example 21.3 Load segment DS register with initial value 4000H.
As command MOV sr, immed does not exist, to load any value into the
segment register, it is necessary to write down it in GPR, and then to
send it to the segment register, that is to use two commands:
MOV AX, 4000H ; AX4000H
MOV DS,AX ; DSAX
Example 21.4 Carry out an exchange of contents of two registers BL
and CL.
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By the command
XCNGBL,CL ; BL←→ CL
(eXChaNGe  an exchange) contents of BL and CL registers exchange
places. Let value of registers BL=10101111, CL=00001111. After the
execution of a command, contents of registers will be BL=00001111,
CL=10101111.
Let's notice, that at the execution of this command, except the registers
taking part in the execution of a command, MP buﬀer registers are used
in which the intermediate data are stored.
Example 21.5 Let bytes of seven-segment code of digits from 0 up to 9
(Fig. 21.3) are located in series in the table with initial address ES : BX.
To change value of contents of AL register onto the corresponding seven-
segment code.
For the decision of a problem, let's use a command
XLAT ; AL← ES : [BX +AL],
Fig. 21.3. Arrangement of seven-segment codes in memory
where XLAT (XLAT, indeX Load Accumulator from Table)  index (at
indirect addressing) loading of the accumulator by the data from the
table (Fig. 21.3), which replaces contents of AL with contents of the
memory cell, located in segment ES with the oﬀset BX + AL. This
command is used for converting a symbol, which is in AL, into byte
from the conversion table. It is necessary for correct work of a command,
that the table has been located by the deﬁnite address, namely by initial
ES : BX address. The length of the table should not exceed 256 bytes.
If there is, for example, number 3 in AL before the execution of a com-
mand, seven-segment code of number 3 will be in AL after the execution.
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Command XLAT is expedient for using for the exchange of argument
with value of function, and value of functions beforehand to write down
in tables.
Example 21.6 Remember in a stack contents of the 16-bit general-
purpose register.
By a command
PUSH AX ; SP ← SP − 2, AX ← SS : [SP ],
(PUSH  to push) contents of the pointer of stack SP decrease per two,
that is SP ← SP − 2, for addressing the top free cell of stack. After
this, the contents of the register AX are remembered in a 16-bit cell of
stack with address SS : SP . The execution of a command is illustrated
in Fig. 21.4.
Commands of record into a stack and reading from a stack can operate
only with 16-bit operands.
Stack segmentCPU
Fig. 21.4. The execution of command PUSH AX
Operations with stack are more high-rate in comparison with accesses
to memory with arbitrary fetching (sample), due to the fact, that the
address of stack cell is formed automatically. The programmer should
initiate only top of a stack in the beginning of the program that is write
down the initial values to registers SS and SP :
MOV AX, 7000H ; AX ← 7000H
MOV SS,AX ; SS ← AX
MOV SP, 4000H ; SP ← 4000H
The initial address of a stack in this example is 7000H : 4000H. Con-
sider the examples of execution of arithmetic, logical commands and
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commands of oﬀsets.
Example 21.7 Sum the contents of two registers: CL and DL. Be-
fore the execution of a command, registers' contents: CL=10011100,
DL=11000101.
By a command
ADD CL,DL ; CL← CL+DL
(ADD  to sum) two operands are summarized; thus the result is written
on a place of the ﬁrst operand. There will be a value 01100001 in CL
register after execution of command:
Carry line
1 1 1
1 0 0 1 1 1 0 0
+ 1 1 0 0 0 1 0 1
0 1 1 0 0 0 0 1
All arithmetic commands inﬂuence the ﬂags. So, after execution of this
command there were set:
into unit condition:
AF  carry ﬂag from category D3 in category D4;
CF  carry ﬂag from category D7;
OF  overﬂow ﬂag (as a result of summation of two sign negative num-
bers the positive result is received);
into a zero condition:
ZF  zero ﬂag (result not zero);
PF  parity ﬂag (number of units in result is odd);
SF  sign ﬂag (the sign bit in result is equaled to zero).
Example 21.8 Execute summation 4-byte operands, located in the next
memory cells with initial DS : 1000H and DS : 2000H addresses. Keep
the result in CX, DX registers.
For execution of this problem, it is necessary to send contents of a lower
word of the ﬁrst component to CX register and to sum with the lower
word of the second component with the help of ADD command:
MOV CX, [1000H] ; CX ← DS : [1000H]
ADD CX, [2000H] ; CX ← CX +DS : [2000H]
539
To take into account a carry, which can arise during the addition of lower
words, it is necessary to execute addition of the following operands words
with the help of command ADC which provides addition of value bit CF
with the received sum. If CF=0, the sum does not change.
Thus, it is necessary to send contents of the upper word of the ﬁrst
component into DX register and to sum with the upper word of the
second component with the help of command ADC:
MOV DX, [1002H] ; DX ← DS : [1002H]
ADD DX, [2002H] ; DX ← DX +DS : [2002H] + bitCF
Notice, that as words are occupied in memory with two next cells, the
address needs to be increased by two for addressing the upper word of
component.
The algorithm of a command of addition taking into account of carry
ADC (Add with Carry) is shown in Fig. 21.5.
Fig. 21.5. Execution of command ADC DX, [2002H]
The addition of the following bytes of multi-byte operands is executed as
follows: lower bytes of operands are summarized under command ADD,
and all the others  command ADC.
Example 21.9 Execute subtraction from the contents of the AH register
of number 5000H.
By command
SUB AX, 5000H ; AX ← AX − 5000H
SUB (SUBtract) diﬀerence AX − 5000H is sent to accumulator AX.
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Example 21.10 Execute subtraction of the contents of memory cell with
DS : 1000H address and numbers 35H, borrow taking into account from
the previous operation.
It is necessary to execute subtraction with the help of command SBB
providing subtraction of bit CF from the received diﬀerence [DS :
1000H]− 35H to take into account borrow. If CF=0 the result of sub-
traction will be permanent:
SBB [1000H], 35H ; [DS : 1000H]← [DS : 1000H]− 35H-bit CF
Command SBB is used for subtraction of multibyte operands taking into
account borrow from the previous operations. Subtraction of multibyte
operands is realized thus: command SUB subtractes lower bytes, and
command SBB  all others.
Example 21.11 Deﬁne a complement code of the operand, placed in
BX register.
By command
NEGBX ; BX BX + 1
(NEGative) conversion of number in a complement code is executed,
that is its bit-by-bit inversion, and then the addition of unit.
Example 21.12 Compare value of contents of the accumulator and CX
register.
By command
CMP AX,CX ; AX − CX ⇒ F
CMP (CoMPare) subtracts the contents of CX from the contents of
AH. Thus, the diﬀerence nowhere is ﬁxed, but ﬂags are set according to
it. So, the ﬂag of zero ZF is set to unity if numbers in AH and CX are
equal. If value AH by module is less, than CX, the borrow ﬂag CF is
set.
Example 21.13 Find product of two unsigned 8-bit operands located
in the registers DL and AL.
One operand only- DL is pointed in the multiplication command of
unsigned numbers MUL (MULtiplay), as there is the second multiplyer
in the accumulator by default. The result of multiplication of bytes is
located in 16-bit AX register:
MUL DL ; AL×DL→ AX.
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Example 21.14 Find product of two unsigned 16-bit operands located
in CX and AX registers.
At multiplication of two-byte operands one operand CX is pointed only
in mnemonic of command MUL. The second one by default is in the
accumulator AX. The lower part of product is stored in AX, the upper 
in DX. The result is located in registers AX and DX:
MUL CX ; AX × CX → (DX,AX).
Example 21.15 Find the result of the accumulator AH contents' divi-
sion by the contents of CL register.
By command
DIV CL ; AX : CL→ AL, remainder → AH
(DIV ide) contents of AX is divided by contents CL,
The result is written in AL, a remainder of division  in AH.
Example 21.16 Execute a command of division of the double word
located in registers DX and AX, by a word in CX register.
While a double word division by a word, divisor only being in register
CX is pointed out in mnemonic of command DIV. The lower part of
the dividend is in the AX register by default, the upper part  in DX
register. The result is located in registers AX and DX:
DIV CX ; (DX,AX) : CX → AX, remainder → DX.
Example 21.17 Execute a command of decimal correction of addition
result of two packed binary-coded decimal numbers, located in registers
AL = 25H, BL = 37H. Write down a command of addition so, that
after its execution the result has been placed in register AL.
Command
DAA
(Decimal correction of Accumulator at Addition) is used af-
ter a command of addition and converts result of addition of binary-
decimal numbers into binary-decimal number. Correction consists in car-
ries matching while addition of decimal and hexadecimal numbers. Such
correction is necessary, as at bit-by-bit addition of decimal numbers car-
rying is executed, if the result exceeds 9, and at bit-by-bit addition of
hexadecimal numbers  if the result exceeds F = 1510. Algorithm of
decimal correction is the following:
• If ﬂag AF =1 or lower quaternion AL> 9, then AL← AL+06, AF← 1;
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• If ﬂag CF = 1 or upper quaternion AL > 9, then AL ← AL +
+60H,CF ← 1.
After execution of a command
ADD AL,BL
the contents of AL register are deﬁned so:
00100101
+ 00110111
01011100 = 5CH.
This number contains letters that is not binary-decimal number, there-
fore after command ADD command DAA is executed, because of which
execution the result of addition changes. Value of the lower quaternion
of result is more than 9. According to algorithm
01011100
+ 110
01100010 2−10 =62.
Really 25+37=62. The result of addition 62 is binary-decimal number.
Example 21.18Make bit-by-bit operation logical OR with the numbers
located in registers BL=11011010 and CL=10001001.
Command
OR BL,CL ; BL← BL ∨ CL
(OR) executes operation OR which result is located on the place of the
ﬁrst operand. After execution of command BL=11011011.
Logical operations AND, XOR, NOT act similarly, bit-by-bit.
Logical commands inﬂuence on ﬂags as follows: ﬂags CF and OF are
reset to zero, value of ﬂag AF is not determined, ﬂags ZF , SF , PF are
set according to result (Table 21.3). After execution of a command, ﬂags
get values: ZF = 0, SF = 1, PF = 1.
Example 21.19 Set ﬂags according to result of operation logical AND
with number 38H, located in register CL, and number 35H.
By command
TEST CL, 35H ; CL ∧ 35H ⇒ F
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(TEST ) executes conjunction (logical AND) of operands, ﬂags are set
after result, but the result of operation is not ﬁxed. After execution of a
command
00111000
∧ 00110101
00110000
Flags get values according to result of operation: ZF = 0, PF = 1,
SF = 0, CF = 0, OF = 0, the condition of ﬂag AF is not determined.
Example 21.20 Execute cyclic oﬀset of BX register contents to the left
per one bit.
By command
ROLBX, 1
Or
ROLBX,CL
(ROtate shift Left) is executed cyclic oﬀset of contents of BX register
to the left accordingly per one or CL bits (Fig. 21.6). By results of
operation, values of ﬂags CF , SF , ZF , PF change. The command of
shift changes also ﬂag OF at one bit  it is set into unit at corresponding
sign bit change.
Fig. 21.6. Execution of command ROL BX, 1
Consider examples of execution of line commands' set. Line commands
operate with data ﬁles  lines. By default, one of ﬁles  a source of the
information  is in a segment of data DS with the initial address, deﬁned
by contents of register SI, the second one  the information receiver  is
in an additional segment of data ES with the initial address, deﬁned by
contents of register DI. Elements of lines are words or bytes. A direction
ﬂag DF deﬁnes the direction of processing the information in lines. At
DF = 0, processing the information begins with lower addresses, at
DF = 1  from the upper addresses.
Example 21.21 Send contents of 8-bit memory cell with DS : SI ad-
dress to a memory cell with ES : DI address.
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For execution of this problem, commandMOV SB is used (MOVe Serial
Byte) which sends byte or sequence of bytes from one area of memory to
another. If the repetition preﬁx REP is used in mnemonic of a command,
the sequence of bytes is sent, thus the quantity of bytes in sequence being
set by contents of CX register. If preﬁx REP is not present in mnemonic
of a command, the contents of one memory cell are sent. By default, the
contents of a memory cell are sent to a memory cell with ES : DI address
at execution of command MOV SB with DS : SI address.
Example 21.22 Send a word which lower byte is in memory cell with
DS : SI address, and the higher byte  in a cell withDS : SI+1 address,
to a memory cell with ES : DI address.
By command
MOV SW
(MOVe Serial Word) transfer of a word is executed (the same addresses
of cells are by default used, as in an example 26.21).
Example 21.23 Send an array, consisting of 100 words, from area of
memory, having initial DS : SI address (DS = 2000H, SI = 1000H)
in area of memory which has initial ES : DI address (ES = 3000H,
DI = 4000H).
By command
REPMOV SW
(REPeatMOV SW  to repeat moving sequence of words) transfer of
words which quantity is stored by default in register CX is executed.
Array transfer is carried out by execution of the following sequence of
commands:
MOV CX, 100 ; bring in CX value of length of an array
CLD ; reset a ﬂag of a direction for auto-incrementing
; addresses of ﬁles
MOV AX, 2000H ; bring in registers DS and SI addresses of
; a segment
MOV DS, AX ; MOV SI, 1000H
MOV AX, 3000H ; bring in registers ES and DI addresses of
; a segment
MOV ES, AX ; and oﬀsets of the source of the data
MOV DI, 1000H ;
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REP MOVSW ; send sequence of words
Consider examples of execution of set of transfer of control commands.
Commands of control transfer usually change contents of the pointer of
commands IP , and some  the contents of the register of commands'
segment CS. With the help of these commands it is possible to change
sequence of execution of commands in the program, as CS register con-
tains the base address of the commands' current segment, which com-
mands are get out of, and register IP  the address setting command
oﬀset concerning the beginning of the commands segment. After execu-
tion of a control transfer command, the MP control device, using new
contents of registers CS and IP , chooses the following command from
memory. Thus, renewal of turn of commands which act in the block of
the operational device (see Fig. 21.5) is executed.
To this group of commands concern: Commands of unconditional and
conditional jumps; commands of subroutines calls and returns from sub-
routines; cycles, interrupts' commands.
Example 21.24 Execute unconditional intrasegment jump.
By command
JMPNEARLABEL
Or
JMPLABEL
(JuMP NEAR) jump is carried out to execution of the command, taking
place in the current codes segment and designated by label LABEL that
is in limits 64 KB. If the jump type is not speciﬁed, type NEAR is by
default carried out. At jump within the limits of a segment, contents of
the program counter IP ←′ LABEL′ change, where LABEL  is the
symbolical address or a label, and ′LABEL′  displacement in a segment
of codes of this label.
Example 21.25 Execute unconditional intersegment jump.
By command
JMP FARLABEL
(JuMP FAR) jump to execution of commands is carried out, ﬁrst of
which is designated by label LABEL. This label is within the limits
of all memory of capacity of 1 MB. At intersegment jump, both the
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contents of the code segment register CS change and contents of the
program counter IP according to label LABEL.
Example 21.26 Execute conditional jump depending on a condition of
ﬂag CF .
By command
JC LABEL
(Jump if Carry) jump of execution of commands to label LABEL is
carried out only in the event that ﬂag CF = 1. Otherwise, if CF =
0, jump to execution of the command following after a command of
conditional jump is carried out.
Example 21.27 Call the subroutine located in some place of memory
of capacity of 1 MB with symbolical address NAME.
For jump to execution of the subroutine, command CALL is used. At
execution of command CALL, values of registers CS and IP change.
Before execution of a command, values of these registers are remembered
for have a possibility to come back to executing the basic program after
execution of the subroutine. Storage of values of registers occurs in a
stack.
By command
CALLFARNAME
(CALL), the subroutine with NAME address is called:
 Contents SP decrease on 2;
 Contents of register CS are sent to a memory cell with SS : SP
address;
 Contents SP decrease on 2;
 Contents of register IP are sent to a memory cell with SS : SP
address;
 new values, which correspond to symbolical NAME address are
loaded in IP and CS.
As a result of these actions, the contents of registers CS and IP are
remembered in a stack, that is full CS : IP address of that command
which should be executed after the end of subroutine NAME. The last
command of the called subroutine is command RET FAR. On this com-
mand, two words are taken from a stack, which have been written down
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by a call of the subroutine, and enered in registers CS and IP , that is
current CS : IP address of the basic program command is restored.
Example 21.28 Execute sequence of commands 100 times.
For execution of commands sequence repeating 100 times, it is necessary
to set quantity of rerepetitions in register CX:
MOV CX, 100.
Then the sequence of commands is written, ﬁrst of which is designated
by a label:
M1: <sequence of commands>,
also the command is executed
LOOP M1
(LOOP ). Command LOOP M1 reduces C contents per unit, and then
compares it with zero. If C 6= 0, jump to execution of a command with
label M1 is carried out. If C = 0 the command following for LOOP M1
(an exit from a cycle) is executed. Commands also concern to commands
of cycles:
LOOPE M1
(LOOP if Equal, a loop if it is equaled) and
LOOPNE M1
(LOOP if Not Equal, a loop if not it is equaled). These commands realize
an exit from a cycle at execution of one of two conditions: 1) if C = 0 or
2) if the additional condition satisﬁes: value of ﬂag ZF = 1 (for command
LOOPE) or ZF = 0 (for command LOOPNE). Flag ZF can be set or
reset as result of one of cycle commands execution.
Example 21.29 Pass to the subroutine of processing interrupt such as
n = 8.
The microprocessor i8086 can process 256 types of interrupts. In a map
of interrupt vectors, located by initial 0000:0000 address, points of in-
puts in subroutines of interrupt processing are written down. The values
IP are stored by the address 0000:4 <number of interrupt>, there are
values CS by the address 0000:4 <number of interrupt> +2. New values
CS : IP deﬁne the address of the ﬁrst command of interrupt processing
subroutine.
Command
INT 8
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initiates the following sequence of actions:
 ﬂags IF and TF are reset, that forbids interrupts and command
by command work of MP;
 contents SP decrease on 2;
 contents of ﬂag F register are sent to a memory cell with SS : SP
address;
 contents SP decrease on 2;
 contents of register CS are sent to a memory cell with SS : SP
address;
 contents SP decrease on 2;
 contents of register IP are sent to a memory cell with SS : SP
address;
 number of interrupt is multiplied by 4:4 8=20H;
 new values from a map of interrupt vectors (initial 0000H address)
are loaded in IP and CS:
IP ← [0000 : 0020H],
CS ← [0000 : 0022H].
As result of these actions, the inter-segment indirect call of the inter-
rupt processing subroutine is carried out, interrupt number unequivo-
cally deﬁning by the subroutine's address.
Thus, under command INT 8, contents of registers IP,CS and F will be
written down in a stack and then new values from a map of interrupts
vectors will be written down in the registers IP and CS; MP will pass to
execution of the subroutine of processing the interrupt with number 8.
Execution of command INT n can be both soft and hard initiated. In the
ﬁrst case, the machine code of command INT is read out from program
memory, in the second  the machine code is formed on the data bus by
interrupts system.
Consider examples of execution commands set of control the MP con-
dition. Commands concern to this group: clear (reset); set; inversion of
ﬂags; ESC (switching onto coprocessor); LOCK (capture of the bus);
NOP (no operation); HLT (stop); WAIT (waiting).
Example 21.30 Reset a ﬂag of direction DF in a condition of logical
zero
By command
CLD ; DF ← 0
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(CLear DF) ﬂag DF is dumped in a condition of logic zero.
Example 21.31 Set a ﬂag of direction DF in a condition of logical
unity.
By command
STD ; DF ← 1
(Set DF) ﬂag DF is set in a condition of logical unity.
21.4. Types of operand addressing
Diﬀerent ways of addressing or deﬁnition of the operand location, simpli-
fy the organization and usage of the complicated data structures (one-
dimensional, two-dimensional arrays) and extand the ﬂexibility of the
commands' usage.
Types of addressing of operands. The same basic types of addressing
are used in MP i8086: register, immediate, direct, indirect, explicit and
implicit.
Register addressing. An operand is located in one of the registers of MP.
The register is deﬁned both in single byte of the one-byte command
format, and in another byte of two-byte format.
Example 21.32 Using the register addressing, increase per one the con-
tents of BX register.
By command
INC BX ; BX ← BX + 1
The contents of B increases per 1.
Note, that in one-byte commands INC r, DEC r, PUSH r, POP r, XCHG
AX, r the register is deﬁned in bits 2-0, and in commands PUSH sr, POP
sr  in bits 4 and 3. Code of the operation is deﬁned in other bits.
Format of two-byte commands with the register addressing is shown in
Fig. 21.7.
A code of the operation and two bits- direction bit d and bit of the word
w are located in byte 1 of command (Fig. 21.7). The transfer is done at
d = 1 in register, that is deﬁned by a ﬁeld reg of the byte 2, at d = 0 
from the register reg. Bit w pointes to the bit capacity of the operands 
at w = 1 a command operates with a word, at w = 0  with a byte. In
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Fig. 21.7. Format commands at register addressing
the given example d = 1, w = 0.
Byte 2 or postbyte deﬁnes the operands  registers. Postbyte occupies
three ﬁelds: md  a mode, reg  register (another operand), r/m  reg-
ister/cell of the memory (the 1st operand). Operands are deﬁned in
accordance with the Table 21.4.
Table 21.4. Deﬁnition of the registers  operands
reg, r/m w = 0 w = 1 reg, r/m w = 0 w = 1
000 AL AX 100 AH SP
001 CL CX 101 CH BP
010 DL DX 110 DH SI
011 BL BX 111 BH DI
While the register addressing, ﬁeld md = 11.
Immediate addressing. Values of operands will be put in a command dur-
ing programming and are in the second or the second and third bytes.
These values are mainly some constants, beforehand known to the pro-
grammer. The values of operands remain constant during execution of
the program, as they together with a command are placed in the ROM.
Use of such way does not demand addresses of operands.
Example 21.33 Using the immediate addressing, load number 1234H
in B.
By command
MOV BX, 1234H
number 1234H will be written in BX.
Admit, that the number 1234H is included into a command format.
Direct addressing. At such addressing, the address of an operand is spec-
iﬁed directly in a command. Consider as an example the i8086 command
of direct loading of the accumulator with the contents of the memory
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cell, located by the address DS : 001216:
MOV AL, [0012H]
Format of this command is shown in Fig. 21.8.
Fig. 21.8. Format of the command of direct loading into accumulator of the
memory cell content
Byte 1 is deﬁned so as in example 21.32. At such way of addressing, the
register deﬁnes ﬁelds md=00, r/m=110, reg- (in the given case AL) in
byte 2.
Bytes 3 and 4 include the address of the memory cell. The lower (1216)
is located in byte 3, and the upper (0016) address bytes  in byte 4.
The scheme of the execution of this command is shown in Fig. 21.9.
Fig. 21.9. Scheme of execution of the command of direct loading into
accumulator
The cell of the memory with the address 001216 has the contents
110101113. The contents of the accumulator before the operation are
000000003. After executing the command, the value of the memory cell
contents is copied to the accumulator.
Indirect addressing.When indirect addressing, the register in indicated in
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a command format, which stores the address of a memory cell containing
an operand. Indirect addressing can be classiﬁed as base; index; base-
index.
Fields md and r/m deﬁne the way of calculation of the operand eﬀective
address (Table 21.5).
Table 21.5. The calculation of the eﬀective address of the operand
when indirect addressing
Field r/m Eﬀective address EA The addressing type
000 BX + SI + disp Base-indexed
001 BX +DI + disp
010 BP + SI + disp
011 BP +DI + disp
100 SI + disp Index
101 DI + disp
110 BX + disp Base
111 BP + disp
Field md deﬁnes variant of displacement disp usage, which is set in 3
and 4 bytes of the command:
md =
 00, disp=001, disp=disp L10, disp=disp H, disp L
Atmd=00 the dicplacement is absent, at 01  it represents 8-bit number,
at 10  16-bit number.
Base-displacement addressing. The eﬀective address of an operand EA
is calculated by addition of the contents of the base registers BX or BP
and by the displacement (8- or 16-bit sign number). The displacement
can be absent in individual case.
Example 21.34 Transfer to the register-accumulator AX the contents of
the memory cell that is located in the data segment and has eﬀective
address (oﬀset in a segment), equal to the sum of the B register and
number 2000H contents.
To transfer the contents of the memory cell to accumulator, it is nec-
553
essary to use a transferring command MOV dst, src, where an operand
of the destination dst (destination) is the register AÕ, and an source
operand of the information src (source)  the memory cell. The memory
cell is deﬁned by the square brackets; the value of the eﬀective address
that is B + 2000H is written in the middle.
Thus, by command
MOV AX, [BX + 2000H] ; A← DS : [B + 2000H]
byte from the the memory cell with address DS : B + 2000H is trans-
ferred into register A.
It should be noted, that the contents of the registers DS and B are
deﬁned beforehand before this command usage.
Index addressing. When index addressing, the contents of the index reg-
isters SI or DI and oﬀset in form of the number are used as the oﬀset
address.
Example 21.35 Transfer the contents of the memory cell to the register-
accumulator AX, located in the data segment with the eﬀective address
(oﬀset in the segment) that is equal to the sum of the SI register content
and number 5000H.
By command
MOV AX, [SI + 5000H] ; A← DS : [SI + 5000H]
byte from the memory cell with address DS : SI +5000H is transferred
into register A.
The contents of the registers DS and SI are deﬁned beforehand before
this command usage.
Base-index addressing. Eﬀective address of the operand A equals to the
contents of the base registers B or BP ; index registers SI or DI and
displacement. Admit that the number displacement can be absent.
Example 21.36 Transfer the contents of the memory cell, located in
the data segment and hving the eﬀective address, equal to the sum of
the contents of two registers SI and B to the register-accumulator AX.
By the command
MOV AX, [SI +BX] ; A← DS : [SI +BX]
byte from the memory cell with address: DS : SI + BX is transferred
to AX register.
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The contents of the registers DS, SI and Bv are deﬁned beforehand
before the usage of this command.
Base and index addressing are used for the access to the elements of
one-dimensional array, base-index -to two-dimensional array.
Relative addressing.When relative addressing the address of an operand
is deﬁned by addition of the program counter contents with number
speciﬁed in a command. It is used in jump commands, subprograms
calls, controlling the cycles. At automatic assembling the programs, a
label of the command is indicated, to which control is transferred, and
the necessary displacement is calculated by the program  assembler.
The implicit addressing. An operand is pointed together with a code of
operation. It takes part in a given command by default. Such a way of
addressing is used in line commands, where SI register addresses the 1st
element of the source line of the information and DI register is the 1st
element of the line-receiver of the information.
21.5 Programming in Assembler language
The programming by the assembler language is used in MPS.
The assembler is the programming language in mnemonic codes of com-
mands (instructions), and the special program-translator, translating the
mnemonic codes into those of machine, read by the MP from the memory
of the programs, are decoded and executed. The process of the transla-
tion into the machine codes is called assembling.
The program in the assembler contains two types of expressions:
 commands which are translated into machine codes;
 directives, controlling the course of translation.
Expression looks like:
{(label)}: (mnemonic code) {(operand)} {,} {(operand)} {; the com-
ment}.
The elements of expression, which cannot be in some commands, are
resulted in curly brackets. The label, a mnemonic code and operands are
separated even by one blank or tabulation. The maximal length of a line
makes 132 symbols, however lines from 80 symbols that corresponds to
length of the screen are most frequently used.
555
Examples of commands of the assembler:
Label mnemonic Operand (-s) comment
code
MOV AH, 0 ; the command, two operands
M1: ADD AX, BX ; label, the command, two
; operands
DELAY: MOV CX, 1234 ; label, the command, two
; operands
Example of the directive:
Label mnemonic Operand (-s) comment
code
COUNT: DB 1 ; a label, a command, one
; operand
The label in language of the assembler is the symbolical address of a
command. Labels designate for not all the commands, and for those
only, which require the jump execution with the help of jump commands
or subroutines calls. The colon is put after a label. The ﬁrst symbol in a
label can be the letter or one of special symbols: a question mark "?"; a
point "."; a sign ampersand; underlining " "; a sign of dollar "$". The
question sign and a point can take only the ﬁrst place. The maximal
length of a label  is 31 symbols. Examples of labels: COUNT, PAGE25,
$E10. It is recommended to use descriptive and semantic labels. All the
labels in the program should be unique, that is there cannot be several
commands with identical labels. It is impossible to use as labels reserved
by the assembler words to which codes of commands directives, names of
registers belong. For example, names AX, DI and AL are reserved, and
are used for indication of corresponding registers only. A designation of
a label is used as an operand  the symbolic address of jump in jump
commands or calls of subroutines, for example:
Label mnemonic Operand (-s) comment
code
JMP M1 ; jump to a command with
; label M1
CALL DELAY ; a call of the subroutine with
; label DELAY.
The mnemonic code identiﬁes a the assembler command. Reduced or full
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English words are used for mnemonic codes, which discover the meaning
of the basic function of a command: ADD  to add, SUB (SUBtract) 
to subtract, XCHG (eXCHanGe)  to exchange.
Operands are separated by the points. If two operands are set, ﬁrst of
them always is a source, and the second one  the information receiver.
The command can contain various quantities of diﬀerent type operands,
for example:
Label mnemonic Operand (-s) comment
code
RET ; return (operands not speciﬁed)
INC CX ; to increase CX (one operand)
ADD AH, 12H ; to add 12H to contents AH (two
; operands)
MOV BX, [SI] ; to bring in register BX number
; from a cell memories with DS:SI
; address (two operands)
Comments are ignored during translation, and are used for document-
ing and the best understanding of the program contents. The comment
always begins with a symbol ";" also can contain any symbols. The com-
ment can occupy all the line length or to be located after a command in
one line, for example:
Label mnemonic Operand (-s) comment
code
; this line is the comment.
ADD AH, BX ; a command and the comment
; in one line.
As comments are not translated into machine codes, their quantity does
not inﬂuence the eﬃciency of the program execution.
The program in language the assembler refers to as the initial program or
the initial program module. The program  translator (compiler) for ex-
ample, TASM.COM carries out assembling or translating of the initial
program into machine codes. Depending on the installations set by the
user, the program translates the initial module in one of two program
modules: the command module (a ﬁle with expansion the CATFISH) or
the object module (a ﬁle with expansion OBJ).
The command module contains machine codes of commands with abso-
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lute addresses and is carried out by the microprocessor. The command
module is expedient for Using when the program size does not exceed
that of one segment (64 KB). The ﬁrst operator of the command module
is directive ORG 100H (ORIGIN) which places the ﬁrst command of the
program in a segment of codes with displacement 100H. The program
should be ended either with command RET, or with standard procedure
of a correct exit into MS DOS:
Last line of the program can be directive END.
Label mnemonic Operand (-s) comment
code
MOV AH, 4CH ; to bring in AH number 4CH value
; of parameter of interrupt INT21H)
INT 21H ; to call the standard procedure
; interrupts 21H  of the correct
; exit in MSDOS.
The object module contains machine codes of commands with relative
addresses. The object module is carried out by MP after replacement
of relative addresses by absolute ones, with the help of the program 
builder for example, LINK.EXE, which generates the module with ex-
tension EXE (EXE-ﬁle or EXE-program); the EXE-ﬁle, as against
the command module, can exceed the volume of one segment. However,
in this case it is necessary to deﬁne segments with the help of the assem-
bler directives. EXE-ﬁle is ended with standard procedure of a correct
exit into MS DOS.
The program  builder has one more purpose  it unites the object mod-
ule with library ones, or some separate object modules in one EXE-ﬁle.
Object ﬁles, containing the most widespread subroutines, are referred to
as library modules. Library modules are placed in a special system ﬁle 
library (LIBRARY).
While assemblaging, the program  translator generates listing and a
ﬁle of listing of the program. Listing is prints on display or a paper
of texts of the initial program module, the program module (COM or
OBJ) and messages which show the mistakes of programming connected
with infringement of rules of expressions writing (for example, operand
is absent or a wrong mnemonic code of a command).
Directives are intended for controlling the process of assemblage and
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formation of listing. They operate only during assemblage of the program
and are not translated into the machine codes. Language of the assembler
contains such basic directives:
 of beginning and end of the segment SEGMENT and ENDS;
 of beginning and end of the procedure PROC and ENDP;
 of purposes of the segments ASSUME;
 of beginning ORG;
 of distribution and initiation of the memory DB, DW, DD;
 of end of the program END;
 of label LABEL.
Directives of the beginning and the end of segment SEGMENT and ENDS
are intended for the description of the segments used by the program.
Directives of the beginning and the end of a segment are used together,
for example:
The name A mnemonic code An operand
DATASG SEGMENT <parameters>
...} Other segment commands or directives
DATASG ENDS
Both directives SEGMENT and ENDS should have identical names. Di-
rective SEGMENT can contain three types of parameters: alignments,
associations and a class.
The parameter of alignment deﬁnes the initial address or segment border,
for example:
PAGE = xxx00,
PARA = xxxx0 (border by default),
WORD = xxxxE (even border),
BYTE = xxxxx,
where x is any hexadecimal ﬁgure, e  even hexadecimal ﬁgure. If the
parameter of alignment is absent, the parameter PARA specifying that
the segment settles down in the beginning of the paragraph is by de-
fault used, and the initial address of a segment is multiple to 16. The
area of memory of 16 bytes, which initial address multiple to 16, that is
having four zero low-order bits in binary representation refers to as the
paragraph.
Values of parameter of association specify a way of segment processing
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at conﬁguration of several program modules:
 NONE  value by default. The segment can be logically separated from
other ones, though physically it can settle down beside. It is supposed,
that the segment has its own base address;
 PUBLIC: all PUBLIC  are the segments with the identical name and
a class, being loaded into the next areas and having one base address;
 STACK  the purpose is similar to parameter PUBLIC. In any pro-
gram, at least one segment STACK can be determined. If it is determined
more than one segment STACK, the index of stack SP (Stack Pointer)
is set at the beginning of the ﬁrst stack;
 COMMON  for the segments COMMON with the identical name
and a class, one general base address is set. During execution of the
program, imposing the second segment on the ﬁrst is carried out. The
longest segment deﬁnes the size of the general area;
 AT-paragraph should be deﬁned beforehand. This parameter provides
deﬁnition of labels and variables by the ﬁxed addresses in the ﬁxed areas
of memory;
 "Class"  this parameter can have any correct name, placed in single
quote. The parameter is used for processing segments, which have iden-
tical names and classes. Classes "STACK" and "CODE" are typical, for
example:
The name mnemonic code operand
STACKSG SEGMENT PARA STACK 'STACK'
If the program should not be united with other programs, the parameter
of association is not indicated.
Directives of the beginning and the end of procedure PROC and ENDP
are used for deﬁnition of subroutines in a segment of codes and have the
following format:
<Name> PROC {<type of procedure>}.
Two types of procedures are possible:
 NEAR  procedure is in the same segment, as commands, which call
it;
 FAR  procedure is outside of a segment.
560
The type of procedure NEAR is by default used.
The segment of codes can contain some procedures. The description of
a segment of codes that contains only one procedure looks like:
The name mnemonic code operand
Name segment SEGMENT PARA
Name procedure PROC FAR
. . .
RET
Name procedure ENDP
. . .
Name segment ENDS
The name of procedure should be present necessarily and coincide with
a name in instruction ENDP deﬁning the end of procedure.
Directive of segments purpose ASSUME is used for conformity determi-
nation between segments and segment registers and has the following
format:
ASSUME <the segment register>:<name> {,} {. . . }. . .
For example, writing SS:name stack speciﬁes, that the name of a stack
is deﬁned by contents of register SS. One directive ASSUME can appoint
up to four segment registers in any sequence, for example:
Mnemonic code operand (-s)
ASSUME SS:name stack, DS:name data, CS:name code,
ES:name additional data
For cancellation of any segment register appointed earlier by directive
ASSUME of se the segment register, word NOTHING is used:
Mnemonic code operand (-s)
ASSUME ES: NOTHING.
If the program does not use any segment, the corresponding operand is
possible to lower or word NOTHING to specify.
Directive ORG is used for change of contents of the program counter
without commands of conditional or unconditional jump. More often
this instruction is used for setting the initial address of the program:
for example, directive ORG 100H establishes the program counter on
displacement 100H concerning the beginning of the codes segment. The
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operand with dollar sign "$"has the current value of the program counter.
For example, directive ORG $+10H increases the address loaded in the
program counter, on 10H.
Directives of distribution and initiation of memory are used for deﬁnition
of contents and reservation of the memory cells.
The instruction has a format:
{<name>} Dn {quantity of repetitions DUP} <expression>,
where a mnemonic code Dn =

DB
DW
DD
DQ
DT
speciﬁes length of the data: DB  byte; DW  a word (two bytes); DD 
a double word; DQ  four words; DT  ten bytes. If there is a name in
a format, then further in the program it can be used for a designation
of a memory cell. <Expression> in a format of directive contains one or
several constants for setting the initial values of memory cells contents
or a sign "?"for uncertain value of contents. For example, the directive
ALPHA DB 34
means that the memory cell with name ALPHA contains number 34.
During execution of the program, contents of a cell can be changed.
Directive
BETA DW ?
deﬁne that the cell with name BETA has bit capacity 16, but contents of
a cell are uncertain. The directive can contain some constants, divided by
points and limited only in the length of a line. For example, expression
ARRAY DB 01, 02, 11, 12, 21, 22
deﬁne 6 constants as sequence of the next bytes. The reference to a
cell with name ARRAY speciﬁes the ﬁrst constant (01), with name
ARRAY+1  the second (02), with name ARRAY+2  the third (11),
etc. Write
MOV AL, ARRAY+4
load value 21 into register AL.
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One directive can deﬁne some memory cells. In this case, the instruction
looks like:
{<name>} Dn {quantity of repetitions} DUP <expression>
For example directive, which deﬁnes 5 bytes containing number 21, is
written as follows:
DB 5 DUP (21)
Directive of program end END is last in the program and has a format:
END {<the start address>}.
The parameter <the start address> is used only at creation of EXE-
ﬁles.
The label directive LABEL is intended for a conformity determination
between a name and type of variables. It has a format:
<Name> LABEL {<type>}.
As type, words BYTE, WORD, DWORD can be used, determining
length of the data: byte, a word or a double word. Directive LABEL
redeﬁnes parameters of procedures NEAR or FAR. For example, direc-
tive
TOS LABEL WORD
appropriates to a memory cell name TOS and speciﬁes, that its contents
are a word.
Examples of writing the simple programs. Simple programs are expedi-
ent to form as command ﬁles. The ﬁrst directive of such programs is
instruction ORG 100H, the last  END.
Example 21.37 Write the program of addition of contents of two 8-bit
memory cells being in a segment of data DS with displacement 1000H
and 1001H accordingly. Place result in a memory cell with address DS :
1002H.
In this example for simplicity, we shall not take into account an oppor-
tunity of occurrence of carries. The program looks like:
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Mnemonic Operand (-s) Comments
code
ORG 100H ;Begin of a program
MOV AL, [1000H] ;AL ← DS:[1000H]
;To transmit in 8-bit AL register
;the contents of the cell of the memory
;with the address DS:1000H
ADD AL, [1001H] ;AL ← AL + DS:[1001H] 
;To add to the contents AL, the contents
;of cell DS:[1001H]
MOV [1002H], AL ;DS:[1002H] ← AL
;To transmit the contents AL in the cell
;DS:[1002H]
END. ;End of a program
Note, that record MOV AL, [1000H] is equivalent to records MOV AL,
DS: [1000H] as segment DS is accepted by default.
Example 21.38 Write the program, which provides division of a 16-bit
memory cell contents with address ES: [2000H] on four quaternions.
Quaternion should be written down in lower parts of four consecutive
8-bit memory cells, since DS: 1000H address, and the upper quaternion
should be written down in a cell with the upper address.
In this example for record of result, it is convenient to use indirect ad-
dressing. The program looks like:
Mnemonic Operand (-s) Comments
code
ORG 100H ;Begin of a program
MOV AX, ES:[2000H] ;AX ← ES:[2000H]
;To transmit the contents of the 16-bit
;cell ES:[2000H] into the 16-bit
;AX register
MOV DX, AX ;DX ← AX
;To save the initial number in DX
ADD AX, 000FH ;AÕ← AX ∧ 0000 0000 0000 1111
;To extract the lower quaternion
;(dump all bits of AÕ, except 4 lower)
MOV SI, 1000H ;SI ← 1000H
;To write in SI the initial address of
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;the result
MOV [SI], AL, ;DS:[SI] ← AL
;To transmit the contents of the AL
;in the cell of the memory
;with the address DS:SI
MOV AX, DX ;AX ← DX
;To transmit the initial number from
;DX to AX
AND AX, 00F0H ;AÕ ← AX ∧ 0000 0000 1111 0000
;To extract the second quaternion
MOV CL, 4 ;To load in CL the number of bits of
;the oﬀset
ROR AL, CL ;The cyclic oﬀset of AL on 4 bits
;to the right, as the result extracted
;4-bit number move to AL
INC SI ;SI ← SI+1
;To increase SI for recording the
;2nd number
MOV [SI], AL ;DS:[SI] ← AL
;To remember the 2nd quaternion in
;the cell DS:[SI]
MOV AX, DX ;AX ← DX
;To transmit the initial number from
;DX to AX
AND AX, 0F00H ;AX ← AX ∧ 0000 1111 0000 0000
;To extract the 3rd quaternion
INC SI ;SI ← SI+1
;To increase the address of the result
MOV [SI], AH ;DS:[SI] ← AH
;To remember the 3rd quaternion
;the result
MOV AX, DX ;AX ← DX
;To transmit the initial number from
;DX to AX
AND AX, 0F00H ;AX ← AX ∧ 1111 0000 0000 0000
;To extract the 4th quaternion
INC SI ;To increase the address of the result
MOV CL, 4 ;To load in CL the number of bits
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ROR AH, CL ;The cyclic oﬀset AL onto 4 bits
;to the right
MOV [SI], AH ;To remember the 4th quaternion
END. ;End of program
To reduce bulkiness of the program, it is expedient to reduce it to the
one-type steps and to use cyclic operations. The considered example can
be simpliﬁed, if to execute shift of 16-bit number so that quaternion,
which is allocated, always was lower. The algorithm of such program
together with commands is shown in Fig. 21.10.
Typical computing procedures. The algorithm of typical computing pro-
cedure IF - THEN - OTHERWISE is shown in Fig. 21.11.
This procedure is applied when it is necessary to realize transition up to
one of two computing procedures depending on a condition. At a spelling
the programs by assembler, the algorithm of procedure is carried out with
the help of jump commands by conditions of setting (reset) of ﬂags.
Example 21.39 Write the program of division of contents of AX by
contents of BL. Place result to 8-bit memory cell with address DS:1000H.
Neglect the remainder of division. If contents BL = 0, division not to
carry out, and place number 0FFH to a place of result.
The program looks like:
Label Mnemonic Operand (-s) Comments
code
ORG 100H ;Begin of a program
CMP BL,0 ;To compare the contents of BL
;with zero (command doesn't
;inﬂuence the set of ﬂag zero Z)
JZ M1 ;If Z=1 (BL=0), then jump on
;label M1,
DIV BL ;Or to execute the division
;AL←AX:BL, remainder →AH
JMP M2 ;Unconditional jump on label M2
M1: MOV AL,0FFH ;To bring number 0FFH in AL
M2: MOV [1000H],AL ;To remember AL in cell DS:[1000H]
END. ;End of a program
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Begin
End
Yes
No
Extract lower 
quaternion
Shift by CL digits
Fig. 21.10. Decision algorithm of a problem of the example 21.38
Begin
End
No Yes
Procedure 1 Procedure 2
Condition
Begin
End
No Yes
Condition
Procedure
Fig. 21.11. Algorithm of
procedure IF-ÒHEN-OTHERWISE
Fig. 21.12. Algorithm of
procedure IF-THEN
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Procedure IF - THEN (Fig. 21.12) is a special case of procedure IF -
THEN - OTHERWISE and is used in the case, when it is necessary to
realize one computing procedure depending on a condition.
Procedure DO-WHILE (Fig. 21.13) is used for repetiton of one-type
actions till the moment of execution of the cycle ending condition.
Begin
End
Condition
Procedure
No Yes
Begin
End
Procedure
Condition YesNo
Fig. 21.13. Algorithm of
procedure DO-WHILE
Fig. 21.14. Algorithm of
procedure REPEAT-UNTIL
Example 21.40 Write the program of addition by module 256 of array
of 100H bytes, located by initial 7000H:3000H address. Write down the
result, as one byte into a cell with address7000H:5000H.
The program looks like:
Label Mnemonic Operand (-s) Comments
code
ORG 100H ;Begin of a program
MOV AX,7000H ;Load in AX the address of the
;segment
MOV DS,AX ;Load in DS the address of the
;segment
MOV SI,3000H ;Load in SI the oﬀset of the ﬁrst
;element of array
MOV CX,101H ;Load in the counter CX, number by
;1 greater, than the array length
MOV AL,[SI] ;Load in AL the 1st element of the
;array
M1: LOOP M0 ;To decrease the contents of CX by 1,
;if CX 6=0, then go to label M0,
MOV [5000H],AL ;otherwise remember the result in
;DS:[5000H]
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JMP EXIT ;Jump for exit
M0: INC SI ;SISI+1- address of the next element
ADD AL,[SI] ;Add the contents of DS:SI to the
;previous sum in the accumulator AL
JMP M1 ;Jump to the label M1 for checking
;conditions of exit from the stack
EXIT:NOP ;Exit from the program
END. ;End of program
Procedure REPEAT  UNTIL (Fig. 21.14) is similar to previous, but
one-type actions are carried out before check of a condition.
The program of execution of a problem of an example 21.40 according
to algorithm (Fig. 21.14) looks like:
Label Mnemonic Operand (-s) Comments
code
ORG 100H ;Begin of a program
MOV AX,7000H ;Load in AÕ the segment address
MOV DS,AX ;Load in DS the segment address
MOV SI,3000H ;Load in SI the oﬀset of the 1st
;element of an array
MOV CX,100H ;Load in counter CÕ, number on 1
;greater, than the length of array
MOV AL,[SI] ;Load in AL the 1st element
;of array
INC SI ;SI←SI+1  address of the next
;element
ADD AL,[SI] ;Add the contents DS:SI to the
;previous sum in AL
LOOP M0 ;To decrease the contents of CÕ on 1,
;if CÕ 6=0 , then go to the label
MOV [5000H],AL ;M0,otherwise  to remember the
;result in DS:[5000H]
END. ;End of program
Writing EXE-programs. The writing EXE-programs is executed when
realizing the following conditions:
569
 indication of conformity between segments and segment registers;
 preservations of DS contents in a stack;
 recording of number 0 in a stack;
 loading the address of a data segment into register DS.
The ﬁrst requirement is carried out with the help of directive ASSUME,
others  with the help of corresponding commands of assembler.
Example 21.41Write the EXE-program of ﬁnding the maximal number
in an array of 8-bit unsigned numbers. Write down the result to DL
register.
The program looks like:
Label Mnemonic Operand (-s) Comments
code
DATASG SEGMENT PARA 'DATA' ;To deﬁne the data
;segment
MASSIV DB 01,02,03,45, 56, ;To deﬁne in data
67,78,89,0FE,10 ;segment
;Array 10 values
DATASG ENDS
STACKSG SEGMENT PARA STACK ;To deﬁne stack segment
'Stack'
DW 100 DUP (?);To deﬁne 100 words
TOS LABEL WORD ;To deﬁne the name and
;format of the top of the
;stack
STACKSG ENDS
CODESG SEGMENT PARA 'CODE' ;To deﬁne the data
BEGIN PROC FAR ;Begin of the procedure
ASSUME SS: STACKSG,
DS:DATASG,
CS: CODESG
PUSH DS ;Load the contents DS
;into stack
SUB AX,AX ;To set zero
;contents in AX
PUSH AX ;To write zero in stack
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MOV AX,DATASG ;To load address
;DATASG into AX
MOV DS,AX ;To write the address
;DATASG DS register
LEA BX,MASSIV ;To load in BÕ register
;the address of the 1st
;element
MOV CX,10 ;Load the length of
;array in CX
MOV DL,[BX] ;DL←DS:[BX]
COMP: MOV AL,[BX] ;AL←DS:[BX]
CMP AL,[BX+1] ;To compare two neigh-
;bor elements of array
JAE NEXT ;If the contents of the
;previous element of
;array [BX] is greater or
;is equal to the contents
;of the next [BX+1], then
;go to the label NEXT,
MOV DL,[BX+1] ;otherwise load in DL
;value [BX+1]
NEXT: INC BX ;Increase BX for
;addressing the next
;array element
LOOP COMP ;Check the condition of
;exit from cycle
RET ;Return
BEGIN ENDP ;End of procedure
CODESG ENDS ;End of code segment
;BEGIN
END. ;End of program
In the considered example the exit into MS DOS is carried out by com-
mand RET with use the address, written down in a stack in the begin-
ning of the program by command PUSH DS. Otherwise, it is possible to
ﬁnish the program by command INT 20H.
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RESUME
It is necessary to understand It should be memorized
1. Program is the sequence of the
instructions, which execution al-
lows solving the task.
2. Instruction determines the op-
eration, which can be executed by
microprocessor.
3. Code of the instruction consists
of the ﬁelds.
4. Format's length is total bits
numbering instruction's code.
5. The clock cycles' number, re-
quired for the eﬀective address cal-
culation, depends on the operand
addressing way.
6. The instruction can aﬀect the
ﬂags value.
7. Various addressing ways simpli-
fy the organization and usage of
data complex structures and widen
the instructions execution ﬂexibil-
ity.
8. Assembler is the programming
language in instruction mnemon-
ic codes and program-translator,
translating the latter into the ma-
chine codes.
1. The instruction format.
2. Groups of instructions.
3. Field "addressing indicator" de-
termines operand-addressing way.
4. Groups of microprocessor i8086
instructions.
5. Microprocessor i8086 instruc-
tions' inﬂuence on the ﬂags.
6. The operand addressing ways of
microprocessor i8086.
7. Directives, in contrast to in-
structions, aren't compiled into
machine codes.
8. View of the expression by the
Assembler.
9. Purpose, format and application
of the labels.
10. Purpose, format and applica-
tion of the operands.
11. Purpose, format and applica-
tion of the instruction code.
12. Purpose, format and applica-
tion of the comments.
13. Field of application and con-
struction principles of the com-
mand module.
9. Mnemonic code identiﬁes As-
sembler instruction.
10. Complete or shortened En-
glish words, reproducing the in-
struction main function are ap-
plied as mnemonic code.
14. Field of application and con-
struction principles of the object
module.
15. Assembler directives and their
objectives.
16. Typical calculating procedures.
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You should be able to:
1. Write the microprocessor instructions in Assembler.
2. Apply diﬀerent ways of the operand addressing.
3. Read the instruction code and determine the actions executed by
microprocessor at it.
4. Use microprocessor i8086 instructions.
5. Write programs for microprocessor i8086.
6. Choose and apply required operand addressing way.
7. Use Assembler expressions (labels, instructions, operands) for writing
programs.
8. Write clear short comments for programs.
9. Create command and object modules.
10. Use directives when writing programs in Assembler.
11. Apply typical calculus procedures in programs.
21.6. Task for current testing
21.6.1. Questions for monitoring
X Give the deﬁnition of term
a) program;
b) instruction;
c) instruction ﬁeld;
d) instruction format.
X Numerate groups of MP i8086 instructions.
X How does one deﬁne the length
a) of the MP instruction operational part;
b) of the address part.
X Numerate the operand addressing ways.
X Give the deﬁnition of
a) direct addressing;
b) indirect addressing.
X Numerate variety of indirect addressing
X a) Name features of base indirect addressing;
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b) Name features of index indirect addressing;
c) Name features of base base-indirect addressing.
X In which registers are the addresses of information line-
source and line-receiver indicated at implied addressing.
X In which cases is it expedient to use
a) indirect addressing?
b) base-index addressing?
X Give the deﬁnition of concept assembling.
X Introduce the expression structure in Assembler.
X For what purpose are the labels used? What is the
mnemonic code?
X What is used as mnemocode? Which of two expression
operands is the information source? Which is information re-
ceiver? What is comment?
X For what purpose is comment used? With which symbol
does comment begin? Which symbols are applied in com-
ment?
X Do comments aﬀect the program execution rate? Why?
What is the start program?What is command module? What
is command module? Name the directives' objectives.
X Numerate main directives of Assembler.
X Call the purpose of the segment start and end directives.
Name the procedure types. Which procedure type is used on
default? For what purpose are directives of memory alloca-
tion and initiation used?
21.6.2. Problems for independent and individual solution
X Determine result and setting ﬂag AC after following in-
structions execution:
MOV A,#56H
MOV R0,#0AH
ADD A,R0
X Determine result and setting ﬂag OV after following in-
structions execution:
MOV A,#3CH
MOV R0,#07H
SETB C
SUBB A,R0
X Determine result and setting ﬂag C after following instruc-
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tions execution:
MOV A,#12H
MOV B,#3H
MUL AB
X Determine result and setting ﬂag P after following instruc-
tions execution:
MOV A,#0DH
MOV R1,#43H
ANL A,R1
X Determine result and setting ﬂag P after following instruc-
tions execution:
MOV A,0DH
MOV R1,#43H
XRL A,R1
X Determine result and setting ﬂag Z after following instruc-
tions execution:
MOV A,#20H
RL A
DEC A
X Determine result and setting ﬂag P after following instruc-
tions execution:
MOV A,#40H
RR A
CPL A
X Determine result and setting ﬂag OC after following in-
structions execution:
MOV A,#0F1H
MOV R0,#10H
ADD A,R0
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CHAPTER 22. CONSTRUCTING OF
MICROPROCESSOR SYSTEM
HARDWARE
22.1. Constructing of central processor unit on basis
of i8086
It is necessary to provide synchronization of system operation and match-
ing the CP operation with system bus for central processor unit (CPU)
building.
Synchronization scheme. The clock generator (CG) i8284 (Fig. 22.1),
generating sync signals for CP and peripherals, and also synchronizing
external READY and initial setup RESET signals with MP clocks is
used for synchronization.
Fig. 22.1. Structural scheme of generator's LSI i8284
Clock generator contains master clock (MC), prescalers by 3 and 2, and
control logic of reset and ready signals. Crystal resonator, attached to
the inputs X1 and X27, stabilizes MC operation. TANK input is used
for extra connection of parallel resonant LC-circuit that allows operating
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at high harmonics of crystal resonator. At that, MC reference frequency
is determined by circuit parameters and is equal to 1
2pi
√
LC
. F/c¯ input
allows choosing outside (F/c¯ = 1) or inside (F/c¯ = 0) generator. In case
of choosing the outside generator with pulse frequency FEFI , it will be
attached to the EFI input. The clocks' forming circuit forms signals:
CLK  of clock frequency FCLK for CP; PCLK  of clock frequency
FPCLK for peripheral LSI control; OSC  of MC clock frequency, nec-
essary for devices' operation and frequency control. The frequencies of
these signals are connected by correlations: FOSC = 3FCLK = 6FPCLK
in the internal generator mode, and FEFI = 3FCLK = 6FPCLK in the
external generator mode. Output signal CLK is formed by the one of
three methods:
1) from oscillations of main frequency of the crystal resonator, connected
with inputs X1 and X2;
2) from the third harmonic of crystal resonator that is picked out by
LC-ﬁlter, connected with the TANK input;
3) from external generator, connected with input EFI.
The circuit of clock pulses formation has external clock (sync) input
CSY NC, which helps to synchronize several clock generators operation.
Signal CSY NC inﬂuences on the prescalers by 2: while CSY NC = 0,
the prescaler operation is stopped; while CSY NC = 1, the prescaler
operation is renewed.
Output signal READY is used for conﬁrmation of readiness for change.
The high level of this signal denotes the presence of data on the bus DB.
The circuit of signal formation READY built in such a way as to simplify
system engaging into standard Multibus interface bus, and contains two
identical pairs of signals RDY 1, AEN1 and RDY 2, AEN2, united by
the circuit OR. The signals RDY 1 and RDY 2 are formed by elements
belonging to the system, and testify to their readiness for change. Signals
AEN1 and AEN2 allow signal READY formation by signals RDY 1 and
RDY 2, conﬁrming elements addressing.
The circuit of output reset signal RESET formation has Schmitt trigger
at the input and at the output-trigger, forming leading edge of signal
RESET along the signal CLK edge. RC-circuit, supplying automatic
signal formation at power supply switching is usually attached to the
input RES.
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The graphic designation of generator's integrated circuit is illustrated in
Fig. 22.2.
The CP interface with system bus realizes such functions:
1) Demultiplexing of address/data bus (its distributing on the address
bus AB and data bus DB);
2) Buses buﬀering (increasing of output capability of bus line, supplying
the possibility of their transition to the third condition);
3) Control signals formation.
Fig. 22.2. Graphic designation of generator i8284 LSI
Execution of the ﬁrst function is realized with the help of latches, for ex-
ample buﬀer registers i8282, i8283. Generalized block diagram of latches
(Fig. 22.3) contains 8 D-ﬂip-ﬂops with output circuits SW that has three
conditions.
Fig. 22.3. Block diagram of buﬀer register
Signals of information write STB and sample enable (permission) OE
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are general for all LSI ﬂip-ﬂops.) D-triggers true outputs are attached to
the circuits SW in the buﬀer register i8282 (Fig. 22.4), and in the buﬀer
register i8283 (Fig. 22.5)  the inverse ones. If signal has a high level,
then the condition of input lines D17-D10 is transmitted to the output
lines DO7 and DO0 at the STB input. Information write in D-ﬂip-
ﬂops is realized along the signal STB edge. Little input and high output
currents allow using LSI of buﬀer registers as latches or bus formers.
Fig. 22.4. Graphic designation of
buﬀer register i8282
Fig. 22.5. Graphic designation of
buﬀer register i8283
While using buﬀer registers as bus formers, STB input is connected
with power pin +5 V through the resistor with resistance 1 kΩ, and
input OE  with common bus.
For increasing output capability (second function) of bidirectional da-
ta bus, octal bus formers i8286, i8287 are used. The former i8286
doesn't invert data, and i8287 inverts them. Block diagram of bus former
(Fig. 22.6) contains 8 equal functional blocks with three states and com-
mon signal of transmission direction control T and transmission enable
signal OE.
The data transmission from the lines B7-B0 to the lines A7-A0 is realized
at low level of signal T (T = 0), at high level of signal (T = 1) 
transmission from the lines A7-A0 to the lines B7-B0. At OE = 0,
transmission is permitted and at OE = 1  forbidden.
Graphic designation of formers i8286, i8287 are shown in Fig. 22.7 and
22.8 accordingly.
The third function is realized with the help of extra logic elements, form-
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Fig. 22.6. Block diagram of bus former
Fig. 22.7. Graphic designation of
bus former i8286
Fig. 22.8. Graphic designation of
bus former i8287
ing control bus signals from output signals of MP LSI.
Figure 22.9 shows the example of CPU schematic circuit for uniprocessor
systems. Microprocessor i8086 is switched in minimal mode.
Sync circuit is realized on the basis of clock generator LSI i8284, at which
RDY 1 input, external devices or memory's ready signal for change is
given. Only one bus is used in minimal mode, that's why input RDY 2
is connected with power pin by resister. Dumultiplexing of data/address
and address/condition bus into two buses is realized with the help of
three buﬀer registers i8282. It should be noted, that enable signal of
upper byte BHE, appearing with address, is ﬁxed in one of the latches'
bit. Signals BHE and A0 are used for memory system banks fetching.
Former of 16-bit data bus realized on two of bus formers' LSI i8286.
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Fig. 22.9. Schematic circuit of CP unit
In minimal mode, processor forms former buses' and latches' control sig-
nals, and also signals M/IO,RD,WR, forming four read/write control
signals for memory and I/O with the help of logic devices. Address, da-
ta and control buses are transferred into the third condition by signal
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BUSEN , formed by controller of direct memory access.
22.2 Constructing of ROM modules
Memory system is a part of MPS, assigned for information write, storage
and output.
Permanent memory (ROM) is special integrated circuit, containing infor-
mation, which must not change during the process of program execution.
This information is put into the ROM while producing or at the stage
of programming in the special device  programmer, and can be read
only during the microprocessor system execution. Permanent memory
operates in MPS in storage(stand-by) and reading mode, and is used for
keeping tables, constants, program instructions' codes, standard subrou-
tines, for example subroutines BIOS,DOS. ROM has as a rule, capacity
64-128 KB. ROM LSI circuits are non-volatile as information, written in
them, is saved when disconnecting ICs power as well.
The main ROM component is memory element, which keeps 1 informa-
tion bit. Memory elements are united into information tank matrix. Set
of n memory elements storing n-bit ward, is named memory cell, the
value n determining cell capacity.
Typical ROM LSI has some address lines, 8 output data lines and reading
OE and fetching CS control lines (Fig. 22.10). The number of cells is
equal 2m, wherem  is a number of address outputs, and IC data capacity
is equal 2m×n bits. Every address cell has its own address. Most ROMs
have word organization, i.e. n ward bits Dn−1 −D0 are supposed to be
read in parallel.
For data reading from cell, address code bits Am−1 − A0, choosing cor-
responding cell through line decoder, are to enter the ROM IS address
inputs. Data reading happens at active (zero) level of signal CS. At
CS = 1, outputs Dn−1 −D0 are in the third (high  impedance) state,
z  state.
Figure 22.10 shows module of MPS ROM on the basis of 8-bit processors.
ROM module has such circuit when capacity of processor's data bus
concurs with that of ROM's one and ROM informational capacity is
enough for information storage.
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Fig. 22.10. ROM module with capacity 8K × 8
Consider constructing of permanent memory module for MPS on the
basis of 16-bit processors, which can operate both with 8- and 16-bit
memory cells. For using 8-bit LSI in memory modules of 16-bit proces-
sors, for example with information capacity 1M × 8, permanent memory
is realized in the form of two banks each of 512 KB. One of the banks is
connected with lower half of data bus that is with bits D7-D0, is named
low bank, second bank  with upper half of data bus (bits D15-D8),
and is named high bank. Low bank contains bytes with even addresses
(A0 = 0), high bank  with odd ones (A0 = 1). For byte addressing
inside the bank, address bits A19-A1 are used. Reading from ROM is
organized in such a way, that two bytes always come onto the MP data
bus when access to ROM, i.e. contents of two banks are read at once.
By need, processor can choose one required byte of two. Figure 22.11
depicts memory system, made in the form of two banks. Every bank is
made by block scheme of ROM module for 8-bit processors, considered
before (Fig. 22.10).
In microprocessor systems with 32-bit data bus, ROM module is made
in the form of four banks. Data is read at once from all the 4 banks,
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Lower bank High bank
Fig. 22.11. ROM module in 16-bit MPS
after that MP chooses 1- , 2- or 4- byte word depending on the executed
command.
22.3 RAM module constructing
Main memory (RAM  random access memory) is RAM of statistic
or dynamic type. In ICs of statistic type, memory element is a ﬂip-
ﬂop on bipolar transistors or transistors with structure metal-dielectric-
semiconductor (MDS). In RAM of dynamic type, memory element is
capacitor. RAM supposes content changing during processor realization
of computing operations with data, and can operate in information write,
read and storage mode. RAM is intended for transient data storage 
current data, calculation results. Its capacity is 1-64 MB; access time
is 70-200 ns. RAM is nonvolatile, because of loosing its information by
power  oﬀ.
There are RAMs with information capacity 2m × 1 bit (families K541,
K132) and with capacity 2m×8 (K537, K581). For information entering
the RAM of ﬁrst type, input DI (Data Input) is used, and for release
 output DO (Data Output). RAM LSI of second type have n informa-
tional inputs/outputs DIOn−1−DIO0 and suppose read/write of 8 -bit
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code. Modes' (write, read, storage) control is realized with the help of
signals CS and W/R¯. H-level of W/R¯ signal determines mode of infor-
mation write into memory; L-level determines information read out of
memory mode.
RAM module as well as ROM, is realized in the form of two banks,
connected with low and high halves of data bus correspondingly.
Example 22.1. Develop circuit of RAM module with information ca-
pacity 16K × 16 for MPS with 16-bit MP.
In circuit realization of RAM module, R/W must be provided of both
8-bit and 16-bit data. RAM module consists of two banks-low and high
banks (Fig. 22.12). Address bits A13 − A1 are connected with address
inputs A12−A0 of both banks. Banks selection is realized by zero value
of signal at the input of decoder DC, A0 signals for selecting low bank or
BHE (Bus High Enable-enable of bus' high byte) for high bank selection.
L  level of signal appears at the output DC on corresponding RAM
address coming on the address bus AB. Signals MEMR or MEMW
show the realization of cycle MEMORY READ or WRITE IN MEMORY
correspondingly.
Lower bank High bank
From DC
Fig. 22.12. RAM module in 16-bit MPS
Combination of signal values A0 and BHE determines four possible
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cases of memory access:
 byte even address selection;
 byte odd address selection;
 word even address selection;
 word odd address selection.
At byte selection by even address A0 = 0, BHE = 1. Byte with even
address is transmitted through the lines D7-D0, i.e. byte read or write
is realized. In case of writing byte to the low bank, information in the
high bank is erase protected; that is unit value of signal BHE forbids
access to the high bank.
At byte selection by odd address  A0 = 0, BHE = 0. For example, by
the command:
MOV BL,BY TE PTR [10001H],
the content of memory cell with address DS : 10001H is transmitted
to the low half of 16-bit register BX  to the 8-bit register BL. The
content of memory cell is written into the bits D15-D8, i.e. the high half
of data bus, then during the process of command execution, onto the
low half of internal 16-bit MP bus, and later  to the register BL. This
process, named byte routing, happens automatically and insensibly for
programmer.
At word selection by even address  A0 = 0, BHE = 0. In this case,
two banks are selected at once, and 16-bit word is transmitted along the
lines D15-D0 during one cycle of the bus. If word has an odd address,
then its low byte is put in the high memory bank, high byte  in the low
bank.
At word selection by odd address ﬁrst  A0 = 1, BHE = 0, and low byte
is transmitted along the lines D15-D8. Signals A0 = 0, are generated
after that, increment (increasing on unity) of complete address A19- A0
is realized, high byte of word is transmitted from the high bank to the
low one by the lines D7-D0. Thus, for word selection by odd address,
it's necessary to have two bus' cycles. Therefore, words are expedient to
place by even addresses, especially at operations with stack organization.
22.4 The input/output interface constructing
One of the major problems of MPS design is the interacting organization
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with input/output equipments (I/O)  data sources and receivers. Among
input devices there are switches, the keyboard, A/D converters (analog-
to-digital converter), binary information sensors, and among output de-
vices there are indicators, light emitting diodes (LED), displays, print-
ing devices, digital-analog converters (DAC), transistor switches (keys),
the relays, commutators. There are devices of simultaneously input and
output: disk drives on ﬂoppy and hard magnetic disks. Later on, un-
der the input-output or the peripheral devices we shall suppose one of
enumerated devices, i.e. an input device, output device or input-output
device. I/O varies: by data capacity, speed of operation, control signals,
the exchange protocol type that is the certain exchange order. Data in
I/O varies in the arbitrary or speciﬁed moment of time. I/O connection
with the MPS system bus is carried out by means of the input/output
interface matching I/O signals with the system MPS bus. Usually, the
interface consists of one or several input/output ports and diagrams of
their control.
At the I/O interface design it is necessary to provide:
• information entering from I/O storage;
• access to information from MP side;
• exchange control;
• data formats conversion.
Information storage and access to it from MP side. Information input
and output is fulﬁlled by means of the I/O ports, which represents 8-
or 16-bit registers with circuits of sampling and read/write controlling.
Buﬀer registers, for example, i8282, i8285, ÊÐ580ÈÐ82, ÊÐ589ÈÐ12,
ÊÐ580ÂÂ55 can be used as ports. Register KR580IR82 usage for con-
necting with I/O device is shown in Fig. 22.13, a and b accordingly.
If the register is used as the input port (Fig. 22.13), then data from
an input device enter the register by lines DI7-DI0 and are written by
strobe STB. Output data of the port DO7-DO0 enter the MPS sys-
tem by the data bus. Microprocessor forms also port read and sampling
control signal entering the input . If the register is used as output port
(Fig. 22.13), data from microprocessor enter by the data bus the port
DI7-DI0 inputs and are attended by the control signals write and LSI
sampling. Output data from the port DO7-DO0 come into the output
device.
Data input or output can be carried out by two ways:
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Input 
device
Output 
device
b
To the MP 
data bus
From MP 
data bus
Read/write 
signal
Read signal
Write control 
signal
Fig. 22.13. Register ÊÐ580ÈÐ82 usage for interfacing:
a  with an input device; b  with an output device
• with separate I/O address space usage;
• with usage of address space common with memory, that is with
mapping onto memory.
In the ﬁrst case, data input and output is fulﬁlled by commands IN and
OUT. In the second case, the port addresses are placed in address space
common with memory, and access to ports does not diﬀers from that to
memory cell.
Exchange control. There are three ways of exchange control:
• program exchange;
• exchange by interrupt;
• exchange in direct memory access mode.
The program exchange is initiated by the processor and carried out under
its control. There are simple and gate program exchange. At a simple
program exchange, it is supposed, that I/O is ready to an exchange by
commands IN or OUT at any moment of time. At gate exchange, I/O
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reports when it is ready to the strobe exchange. For example, 8-bit da-
ta release is attended by the ninth bit  strobe. At such exchange, the
interface circuit contains the trigger or control port for storing the infor-
mation about readiness of the peripheral for the exchange. The processor
interrogates the appropriate bit of control port for peripheral status de-
termination  its readiness for exchange.
If I/O has the built-in hardware for readiness determination for an ex-
change, the ﬂag of READY or ﬂag of READY/BUSY testiﬁes to a
state of the device. The information on devices readiness belongs to the
status information and is a part of the device status word DSW . Sepa-
rate ﬂags identify sometimes ready and busy state: READY and BUSY .
Flag READY substitutes the bit of control port (see Fig. 22.15).
The algorithm scheme of program data exchange by ﬂag value READY
is resulted in Fig. 22.14.
Read I/O device 
information
Read data from 
I/O device
Wait program 
cycle
No
Yes
Fig. 22.14. Program input algorithm
If I/O is not ready to the exchange, then microprocessor is in the mode
of program waiting of peripheral ready state, executing commands of
blocks 1 and 2. After I/O readiness determination, MP transmits data
under command of the block 3, and then continues execution of a main
routine. For status information reading and its analysis, MP spends some
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operation cycles that results in unproductive losses of its time. Lacks of
program gated exchange is that the given way of information exchange
doesn't allow a peripherals to initiate an exchange. Advantage of a pro-
gram exchange consists in ease of implementation and that there is no
necessity for additional hardware as well.
The program exchange is used for exchange with I/O which throughput
is less than that of microprocessor.
The exchange by interrupt is initiated by I/O and carried out under mi-
croprocessor control. In this case, ready I/O signal to an exchange is used
as interrupt request and enter the programmable controller of interrupts
(PIC) (Fig. 22.15). Input or output is carried out in the interrupt request
processing subroutine
System bus
I/O port
I/O device
Ready signal
Programmable 
Interrupt Controller 
i8259А
Fig. 22.15. The exchange by interrupt scheme
The programmable interruption controller (see Fig. 22.15) is capable to
receive 8 signals IRQ7-IRQ0. In Fig. 22.15 I/O ready signal enters the
input IRQ6. I/O ready signal represents a ﬂip-ﬂop output signal, which
ﬁxes READY state. The signal INT is formed on the output of the pro-
grammable interrupt controller asynchronously with MP actions. It isn't
known in advance, at what moment and what peripheral devices initi-
ate interrupts. Reacting to signal INT , microprocessor breaks a main
program execution, identiﬁes the device called the interrupt and passes
to the executing subroutine of this device interrupt service, and after
its completion restores the interrupted program executing. By the com-
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mand INT , contents of the program counter and ﬂags are automatically
stored in a stack. The accumulator and general-purpose register contents
are necessary for bringing into a stack by means of commands PUSH in
the interrupt processing subroutine.
The special structure of interrupt system is realized in every MP. Howev-
er the common sequence of an exchange by interrupt contains following
actions:
• I/O generates a ready signal which causes occurrence of MP inter-
rupt signal INT ;
• Microprocessor completes executing the current command and, if
interrupt is authorized (is not masked), it forms signal INTA of in-
terrupt conﬁrmation;
• Microprocessor stores accumulator, the program counter and
general-purpose register's contents in a stack;
• MP identiﬁes the device called the interrupts, and fulﬁls the ap-
propriate subroutine of interrupt service;
• by means of POP command, the accumulator and GPR register
contents values from a stack are rebuilt;
• under command RÅT  return from interrupt, which is last com-
mand of the interrupt service subroutine, values of the program
counter and ﬂags are rebuilt, and performing of the interrupted pro-
gram proceeds.
The exchange by interrupt is more eﬃcient, than program exchange as
doesn't demand the time to exchange for I/O inquiry readiness to ex-
change.
The exchange in DMA regime is initiated by I/O and carried out under
the direct memory access controller (DMAC) control without micropro-
cessor involvement. At data exchange between I/O and memory there
is no necessity for data transferring through microprocessor. Data by
means of DMAC are transferred directly from I/O to memory or on the
contrary. The direct access to memory at input/output operations per-
forming allows increase data transfer rate and to boost usage eﬃciency
of microprocessor resources. The exchange scheme in DMA regime is
shown in Fig. 22.16. The direct access controller receives request from
I/O, forms a request signal of microprocessor buss masteringHOLD and
after MP permission HLDA, forms the memory addresses and control
signalsMEMR, IOV  in case of memory reading, orMEMW, IOR 
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in case of write in memory.
CPU RAM
Ready strobe
Input port
I/O device
DMA 
controller
Fig. 22.16. The exchange scheme in DMA regime
The information about the storage area, which used at the exchange in
the form of initial address and the array length, is loaded into DMAC
when it programming. Exchange eﬃciency in DMA regime is the most
high from the observed exchange types.
Data formats conversion. If data capacity which microprocessor operates
with is less than data capacity with which I/O operates, then I/O ports
number is increased for matching capacity. If data capacity with which
MP operates is more than data capacity with which I/O operates, then
for matching capacity, packing the data gained from several sources is
fulﬁlled, into one word of required capacity or zero extension is used. For
serial to parallel code conversion and on the contrary, the controller of a
serial exchange is used.
RESUME
It is necessary to understand It should be memorized
1. Clock forming scheme operation.
2. Demultiplexing data-address
bus realization.
1. Signals, formed by the clock
forming system and their purpose.
2. Ways of forming the CLK signal.
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RESUME
3. Bus buﬀering realization.
4. Control signals forming realiza-
tion.
5. Operation principle of the bus
former.
6. The information is written in-
to the ROM while fabricating and
may only to be read during the op-
eration.
7. The most of ROM has the
word organization, i.e. allow par-
allel read of n word bits Dn-1-D0.
8. Two 8-bit memory banks can be
used in 16-bit processors memory.
9. RAM with volatile memory.
10. How RAM information read-
write is realized.
11. RAM advantages and dis-
advantages comparatively with
ROM.
12. Information input and output
is fulﬁlled with the help of I/O
ports.
13. Operation essence and organi-
zation of the program exchange.
14. Advantages and lacks of the ex-
change control methods.
3. Functions, executed by CP in-
terface with the system bus.
4. Block diagram and operation
principle of the bus former.
5. ROM in microprocessor systems
operates in nodes of information
storage and reading, for example of
subroutine BIOS, POS.
6. Typical ROM structure.
7. How memory cell number of m-
bit ROM is determined.
8. For what RAM is used.
9. Distinctions between ROM and
RAM.
10. Requirements to meet when
projecting the I/O interface.
11. Schemes of buﬀer registers us-
age for connection with I/O device.
12. Exchange control methods.
13. When some method of the ex-
change control is expedient to im-
plement.
You should be able to:
1. Build CPU on the base of various microprocessors.
2. Provide the synchronization and coordination of CPU with system
bus, applying the legacy clock oscillators.
3. Connect the ROM, RAM units to the microprocessor system.
4. Use 8-bit ROM, RAM LSI in 16- and 32-bit microprocessor systems.
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5. Construct the I/O interfaces.
6. Use the buﬀer registers to construct the I/O interfaces.
7. Connect information I/O devices to the microprocessor system.
8. Realize diﬀerent methods of exchange control.
9. Write the programs for information input-output from I/O ports and
connected I/O devices.
22.5. Task for current testing
22.5.1. Questions for monitoring
X Which conditions are to be taken into account when con-
structing CPU?
X Which is the clock pulses composition?
X How is the operation with external or internal generator
chosen?
X Numerate the signals, formed with scheme of clock pulses
formation.
X Name the ways of SLK output signal forming.
X Name functions of CP interface with system bus.
X How is the address-data bus demulteplexing realized?
X Adduce the register-latch block diagram.
X With which purpose are bus formers applied?
X Cite the block diagram of data, address bus former.
X Name the bus former structure.
X Name the operation modes of MPS ROM. - What is non-
volatility?
X Name the basic component of MPS ROM.
X What is the memory cell?
X What is the word memory organization?
X Name the RAM types.
X Name the memory element of IC of static, dynamic type.
X Adduce the distinctions between RAM and ROM.
X How is the RAM operation control realized?
X Give the examples of I/O devices.
X Numerate examples of I/O devices.
X Numerate typical I/O interface composition.
X Name ways of data input-output.
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X Name the ways of exchange control.
X What is the status information?
X What is the device status word?
X Name the lacks of program exchange by ready strobe.
X Name the advantages of program exchange.
X In which cases is programming exchange expedient to use?
X Describe essence of interrupt exchange.
X Adduce the interrupt exchange scheme.
X How does interrupt exchange scheme work?
X Name the advantages of exchange in the memory direct
access mode.
X Operation of exchange scheme in memory direct access
mode.
X With the help of which device is serial code transformed
into the parallel and vice versa?
22.5.2. Problems for independent and individual solution
X To project schematic circuit and write Assembler program
for solving the next task: To organize the data passing from
general-system RAM to the resident one of computing mod-
ule in multimicroprocessor system. The data array length 
256 bytes. Set the RAM addresses independently.
X To project schematic circuit and write Assembler program
for solving the next task: There is computing module with
resident bus in multimicroprocessor system. To organize in-
put of 16-bit port contents, connected to resident bus, to the
general-system RAM.
X To project schematic circuit and write Assembler program
for solving the next task: To organize the data exchange be-
tween four serial cells of the general-system memory and
computing module RAM, connected to the resident bus in
multimicroprocessor system. Set the RAM addresses inde-
pendently.
X To write the Assembler program for solving the next task:
To write indication program of audio signal with frequqncy
1 kHz during 3 s while pushing key F1. Use the channel 2
of system timer. Make program resident. Notes: pushed key
scan-code is received reading the keyboard port 60H.
X To write the Assembler program for solving the next task:
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To initialize the serial port on word length 8 bits, parity, ex-
change speed 9600 bauds and realize data passing from RAM
DS: BX through COM1. Finish transmission with symbol
1AH.
X To project schematic circuit and write Assembler program
for solving the next task: To organize data receipt from input
port, connected to the system bus IBM PC / AT in a ﬁle.
Note: for writing information in ﬁle, it is necessary:
1) set storage on default (function ÎÅ INT 21H, in DI 0-A;
1-B; 2-C; 3D).
2) Request the ﬁle name ( 9-th function INT 21H, in DX-
beginning of the message table);
3) Open the ﬁle ( AX-3d00h, DX-path, INT 21H);
4) Write BUFFER to ﬁle ( function 40h INT 21H, in DX-
memory address BUFFER, CX-ﬁle length);
5) Close the ﬁle (function 3Eh INT 21H).
X To project schematic circuit and write Assembler program
for solving the next task: To connect the IC Ê1810ÂÂ55À
to the parallel port (LPT1) in the output mode with infor-
mation strobbing. Organize the information output from the
memory EPROM DS:BX into port À for one minute after
pushing key F12. Notes: 1) before writing in LPT1, the lat-
ter has to be initialized; 2) LPT1 pins usage: when connecting
to ÂÂ55À, use some pins combination.
X To project schematic circuit and write Assembler program
for solving the next task: To connect to EPROM of IÂÌ
ÐÑ LSI Ê1810ÂÂ55À and organize output from òà RAM
EPROM (message beginning DS:BX, length  CX).
X To project schematic circuit and write Assembler pro-
gram for solving the next task: To connect to the system
bus PROM IBM PC/AT LSI ÊÐ1810ÂÂ51 and organize in-
formation input in RAM PROM ( RAM beginning in DS:SI,
to memorize 1 kB). Message format: 8 bits, 1 parity bit, 2
stop-bits, 9600 bauds, parity check, asynchronous mode).
X To project schematic circuit and write Assembler program
for solving the next task: There is computing module with
resident bus in multinicroprocessor system. To organize in-
put of 8-bit port contents connected to resident bus, to the
general-system RAM by the address 3000Í:2000Í.
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CHAPTER 23. MODERN
MICROCONTROLLERS AND
PROCESSORS
23.1 Single-chip microcontrollers with CISC
architecture
The single-chip microcontroller (SCM) is a device, realized structurally
in one LSI block containing all the components of microprocessor system:
the processor, data memory, program memory, programmable interfaces.
Single-chip microcontrollers have following features:
• the system of instructions is focused on performance of tasks of
control and management (CMS);
• algorithms, realized on SCM can have many branching depending
on external signals;
• data with which SCM operates, should not have high bit capacity;
• circuit realization of control systems on the basis of SCM is simple
and has low cost;
• universality and an opportunity of control functions extension are
considerably lower, than in systems with single-chip MP.
Single-chip microcontrollers are the convenient tool for creation of the
modern plug-in devices of controlling the various equipments, for exam-
ple, automobile electronics, home appliances, mobile phones.
SCM structure and functioning of mainframes we shall consider on an
example of LSI Ê1816ÂÅ51 (i80x51) (Fig. 23.1).
The block diagram of the SCM contains:
• block of 8-bit central processor unit CPU;
• resident program memory  ROM of 4 KB capacity;
• resident data memory - RAM of 128 bytes capacity;
• four 8-bit programmable input-output ports Ð0-Ð3;
• a serial port;
• two 16-bit programmable timers/counters T/C0, Ò/Ñ1;
• system of interrupts with ﬁve vectors and two priority levels;
• a control unit CU.
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The CPU block contains 8-bit ALU, two accumulators A and B, the
register of a Processor State Word (PSW) and soft-inaccessible buﬀer
registers ÂA and ÂÐ carrying out the functions of input-output ALU
data distribution. The central processor carries out operations of addi-
tion, subtraction, multiplication, division, logic operations AND, OR,
NOT, EXCLUDING OR, operations of shift and reset. It operates with
following types of variables: Boolean (1 bit), digital (4 bits), byte (8 bits)
and address (16 bits). The prominent SCM feature is the big set of op-
erations with bits: separate bits of variables can be set, reset, inverted,
checked up and transmitted. It allows realize easily algorithms, which
contain operations with Boolean variables of "YES-NOT" ("true-false")
type.
ROM
RAM
CU
C&S
G
TR TA
ALU
CP
Serial port
Interrupt 
system
IR
Fig. 23.1. Block diagram of SCM Ê1816ÂÅ51
The accumulator A is a source of one of operands and a place of accom-
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modation of execution result of many instructions. A number of instruc-
tions, for example transfer of the information to/from the RAM, such
instructions as TEST, INC, DEC can be carried out without participat-
ing the accumulator. The accumulator B is used as the accumulator only
in multiplication and division instructions, and in other cases  as one
of GPR.
The PSW register is storing the information about ÀLU condition during
program execution.
Read only memory or resident program memory (ROM) has information
capacity of 4 KB and is realized in the form of masked type ROM. Others
SCM, for example, Ê1816751, have ROM of EPROM type. ROM has the
16-bit address bus, which allows extend memory to 64 KB by connection
of external ROM LSI. The address is determined by the instructions
counter PC (Program Counter) contents or those of the Data Pointer
(DPTR). DPTR is used at indirect transitions or when addressing the
tables. Except for that, it can be used as GPR or as one 16-bit register,
or as two independent 8-bit registers DPH and DPL.
Random access memory or data resident memory (RAM) consists of two
areas. The ﬁrst area is the RAM of data with information capacity of 128
õ 8 bits is located by 0-7Faddresses, the second one  Special Function
Registers (SFR)  by 80Í-FFÍ addresses.
A control unit consists of the clock signal generator (CG), the soft-
inaccessible instruction register (IR) and control and synchronization
circuit (CSC). A block diagram of the control unit is shown in Fig. 23.2.
The instruction code read from RPM, is written into 8-bit IR and enters
the instruction decoder (ID) being a part of CMS. Instruction decoder
forms a 24-bit code which comes to a programmable logic array (PLA)
and after that  onto the unit of control logic (CLU).
The control logic block produces internal control signals on the basis of
the instruction decoded code, external control signals RST (a common
reset signal), EA (ROM operation blocking signal) and signals from the
clock inner former.
The clock inner former shapes:
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Data bus
IR
C&S circuit
ID
PLM Control 
logic
Internal clock 
pulse former
G
Internal 
control 
signals
Fig. 23.2. Block diagram of control unit
• internal signals of machine cycle synchronization;
• an initial enable signal of address ﬁxing ALE;
• a program memory enable signal PME (is formed only at work with
external memory).
The control unit also includes the Power Consumption Control register
(PCON).
Input-output ports Ð0-Ð3 (look Fig. 23.1) are intended for maintaining
byte-to-byte information interchange between SCM with peripheral units
by 32 I/O lines.
Port R0 is bidirectional as it is possible to enter and redraw the informa-
tion through it at any moment. Port R0 outputs have three conditions.
Through port R0:
• lower byte of A7-A0 address is output at work with external ROM
and RAM;
• data byte is yielded out from SCM and received to SCM at work
with external memory, data byte exchange and lower byte output of
external memory address is multiplexed in time;
• data are set at internal ROM programming (EPROM).
Ports P1-P3 are quasi-bidirectional as it is possible only to output in-
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formation through ports at any moment. For information input, it is
necessary to write down logic units in all port bits. After that, it is
possible to carry out input.
• Through port P1:
the address lower byte is output when programming internal ROM
EPROM and reading internal ROM.
• Through port P2:
higher byte of A15-A8 address is output at operation with external ROM
and the external RAM when the address is 16-bit;
address A15-A8 higher byte is set when programming and reading inter-
nal ROM (EPROM).
• Port P3 can be used both for information input-output and for realizing
alternative functions of information interchange. The user can program
each of eight lines of port P3 for implementation of alternative functions
by unit write in corresponding bits of the register-latch (P3.0−P3.7) of
port P3.
The serial port (look Fig. 23.1) is intended for maintenance of series
data exchange. It can be used as either shift register or the universal
asynchronous transceiver with the ﬁxed or variable exchange speed and
with an opportunity of a duplex mode. The serial port can work in one of
four modes: (a mode 0, a mode 1, a mode 2, a mode 3), which choosing is
possible by control word writing in a Serial port control register (SCON).
In a mode 0, serial port represents the 8-bit shift register. The byte of the
information is transferred and accepted through RxD output, the shift
synchronization signals being output through TxD. Byte reception and
delivery begins from the lower bit and comes to the end with the higher.
Exchange speed is ﬁxed and is equal to f/12, where f  is frequency of
SCM synchronization.
In a mode 1, serial port represents the 8-bit universal asynchronous
transceiver with variable exchange speed. 10 bits are transmitted through
TxD, and are accepted through RxD, there are: zero start-bit, 8 bits of
the information and unity stop-bit. An exchange speed is variable. It
is determined by timer 1 overﬂow frequency fout1 and SMOD bit of
PCON register.
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In mode 2 and 3, serial port represents the 9-bit universal synchronous
transceiver with ﬁxed (for a mode 2) and a variable (for a mode 3) an
exchange speed. In a mode 2, an exchange speed is equal to f/32 at
SMOD = 1 or f/64 at SMOD = 0. In a mode 3, an exchange speed is
determined by the timer 1, as well as in a mode 1.
The block of timers/counters (T/C) is intended for calculation of external
events (a counter mode), realization of soft-controlled delays and time
setting functions execution (a timer mode). In a timer mode, contents
of T/C are incremented in each machine cycle, i. e. through every 12
resonator's periods. In a counter mode, contents of T/C are incremented
at transition from 1 to 0 of an external input signal entering the SCM
pins (pin T0 for T/C0, pin T1  for T/C1). The contents of the counter
increase on unit if in the previous cycle the input signal of a high level
(1) has arrived, and in the following  signal of a low level (0).
At transition of the contents of registerT/C from a condition "all units"
in a condition "all zero", ﬂags of overﬂow TF0 and TF1 are established.
If in this case, interrupt from corresponding T/C is authorized, then
set of ﬂag TF will cause interrupt. Flags TF0 and TF1 are hardware
dumped when control passing to the program of corresponding interrupt
processing.
Operating modes of T/C. Values of Ì0, Ì1 bits in the register of special
functions TMOD determine the operating mode of every T/C. Timers
T/C0 and T/C1 have four operating modes. Modes 0, 1, 2 are identi-
cal to both T/C; they are completely independent from each other in
these modes. T/C0 and T/C1 operation in a mode 3 diﬀers. Thus, the
establishment of a mode 3 in T/C0 inﬂuences T/C1 operating modes.
Mode 0 (M0 = 0, M1 = 0). The timer in a mode 0 represents the device
on the basis of 13-bit register and is the 8-bit timer (counter) with a
ﬁve-bit predivider by 32.
Mode 1 (M0 = 1, M1 = 0). Diﬀerence from a mode 0 consists in trans-
forming T/C into the device with the 16-bit register when setting a mode
1. Timer/counter T/C0 consists of soft accessible pairs of registers TL0,
TH0, T/C1  from soft accessible pairs of registers TL1, TH1.
Mode 2 (M0 = 0, M1 = 1). In a mode 2, T/C represents the device on
the basis of 8-bit register TL0 for T/C0 and TL1 for T/C1. Flag TF
in register TCON is set at each TL overﬂow. Besides, it is carried out
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automatic reload of contents in TL. Registers 0 and 1 are soft loaded.
TL0 with TH0 and TL1 with TH1 reloading does not inﬂuence contents
of registers TH0 and TH1.
Mode 3. Timer/counter 1 is blocked and stores the value. Timer/counter
0 in a mode 3 represents two independent devices on the basis of 8-bit
registers TL0 and TH0. The device on the basis of TL0 can operate
both in a timer mode and in that of the counter, and on the basis of 0 
only in a timer mode.
The system of interrupts (Fig. 23.3) is intended for reacting to external
and internal events.
Low priority level
High priority level
Idividual permission
Common permission
Sequence of 
flags scanning
Fig. 23.3. Schematic circuit of interrupts system
Occurrences of zero potential (or a cut) on outputs INT0, INT1 con-
cerns to external events, overﬂow of timers/counters, end of a series ex-
change  to internal. External or internal events cause set of correspond-
ing ﬂags: IE0, IE1, TF0, TF1, RI and TI, which do cause interrupts.
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It should be noted, that all the listed ﬂags can be soft set or reset, at
that their soft setting will cause interrupts in the same way, as reaction
to event. Moreover, interrupts on inputs INT0, INT1 can be caused by
soft reset of bits P3.2 and P3.3.
External interrupts are perceived either by signal transition at inputs
INT0 and INT1 from H-level in L-level or by a zero level of a signal
depending on a condition of bits IT0, IT1 of TCON register.
Interrupts from timers/counters are caused by unit values of ﬂags TF0
or TF1 in TCON register. Flags TF0 and TF1 are set at overﬂow
of corresponding timers. Reset of TF0 and TF1 ﬂags is carried out
automatically at transition to subroutines of interrupts processing.
Interrupts from a serial port are caused by setting the ﬂags TI or RI
in SCON register. Reset of TI or RI ﬂags is mostly carried out in the
interrupts processing subroutine.
Each of the described types of interrupts can be resolved or forbidden by
means of set/reset of corresponding bit in IE register. By reset of EA
bit, it is possible to forbid simultaneously all interrupts.
Modes of SCM power consumption. In executed by n-ÌDS-technology
SCM, register PCON contains only 1 signiﬁcant SMOD bit controlling
rate of serial port transfer. Other bits are not speciﬁed and reserved for
the further extension of SCM models. Therefore, there is only one mode
of the lowered consumption, which provides a supply of the internal RAM
if a signal value on RST pin is more, than on that of UCC . It is realized
by means of two diodes from cathodes of which RAM power supply is
carried out, and anodes are connected to RST and UCC pins (Fig. 23.4).
RAM
Fig. 23.4. Provision of RAM power supply in a mode of the lowered
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There are two modes of SCM reduced power consumption executed by
CMDS-technology: an idle mode and a mode of microconsumption. The
power supply in idle and microconsumption modes is UCC pin. The
modes choice and control is carried out with the help of the power con-
sumption control register PCO. Modes of reduced power consumption
are initiated by setting PD and IDL bits.
The idle mode is set by an instruction, which establishes IDL bit into
unity, for example, MOV PCON , #01. In this mode, functional blocks
of the CPU are blocked. Internal generator G of clock signals contin-
ues operation. All the registers, the stack pointer, the program counter,
PSW , the accumulator and the internal RAM keep their values. There
is the logic condition on all the ports' pins, which was on them at the
transition moment into the idle mode. Level of logic unit is formed on
ALE and PME pins.
There are two ways of an exit from an idling mode  by interrupt or
by a signal of hardware reset on RST input. Activation of any resolved
interrupt automatically leads to setting IDL in zero, i. e. to the ter-
minating an idling mode. After execution of instruction RETI (an exit
from the subroutine of interrupt service), the instruction following one,
transferring SCM into the idle mode will be executed.
The ending of an idling mode occurs also with appearance of a signal of
hardware reset on the RST pin with duration longer than two machine
cycles. The active signal on the RST pin asynchronously resets IDL bit
into logic zero. As the clock generator is working, right after IDL reset
in logic zero, SCM starts to execute the program from the instruction
following one caused a mode of idling. Duration of an interval between
IDL bit reset and the moment of internal reset algorithm turn-on can
make up to two machine cycles. During this interval, access to the in-
ternal RAM is blocked, but that to ports is not blocked. Therefore, it is
undesirable to use instructions of access to ports directly after those of
IDL bit setting.
The microconsumption mode is initiated by setting bitD into unity con-
dition, for example, instruction MOV PCON,∗ 02. In this mode, the
generator is switched oﬀ stopping work of all the SCM units, the con-
tents of RAM and special functions registers are saved only. There are
values corresponding to the contents of their buﬀer registers on ports
pins. Outputs of ALE and PME signals are also reset. Power supplies
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occur through a RST/VPD lead. In this mode, voltage UCC can be re-
duced up to 2 V and can be restored to rating value before an exit from
a mode. Exit from a microconsumption mode is possible only by a signal
of hardware reset on the RST pin with duration not less than 10 ms
(operation renewal time of the clock generator). At simultaneous value
IDL = 1 and PD = 1, PD bit has an advantage.
23.2. Single-chip microcontrollers with RISC
architecture
Considered above (look Fig. 23.1) CISC controllers are characterized by
rather developed system of instructions, for example, microcontrollers
of a i80x51 family have 111 instructions. The analysis of programs has
shown that only 20% of instructions are used in 80% of cases. The in-
struction decoder realized on a chip thus, is used incompletely, and occu-
pies more than 70% of the area of a crystal. Therefore SCM developers
had an idea to reduce quantity of instructions, to give to them a uniform
format, and to reduce the area of a crystal i. e. to use RISC (Reduced
Instruction Set Computing) architecture.
Feature of the controllers realized by RISC architecture is that all the
instructions are executed for one-three clocks whereas in ISC controllers
 for one-three machine cycle, each consisting of several clocks (for ex-
ample, for i80x51  12 clocks). Therefore, RISC-controllers have much
greater operation speed. However, fuller system of instructions of CISC
controllers in some cases leads to economy of time of separate program
fragments' execution and to economy of programs memory.
PIC-controllers. Peripheral Interface Controllers (PIC) are typical rep-
resentatives of RISC-processors, manufactured by ﬁrm MicroChip.
PIC-controllers are applied in systems of high-speed control the au-
tomobile and electric motors, devices of household electronics, telephone
add-on with ANI, protection systems with announcement by a telephone
line, mini-AÒS. Some LSI diﬀers by bit capacity of the ROM: from 12 up
to 14 bits in PIC16Cxx family, 16 bits  in PIC17Ñõõ family. Due to the
reduced number of instructions (from 33 up to 35), all instructions occu-
py one word in memory. Time of each instruction execution, except those
of branching, takes four clocks, i.e. one machine cycle (200 nanoseconds
on frequency of 20 MHz). RAM is realized according to the circuit with
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random access with an opportunity of direct addressing to any memory
cell. The stack is hardware realized and has depth 2; 8 or 16 cells. There
is a system of interrupts almost in all the PIC-controllers, which inter-
rupts' sources can be the timers overﬂow or signal conditions' changes on
some LSI inputs. There is stipulated ROM protection bit, which prevents
illegal copying contents of memory in PIC-controllers.
Architecture of ÐIC-controllers. We shall consider architecture of PIC-
controllers on an example of PIC16C71 LSI (Fig. 23.5). The separate
buses and memory areas for the data and instructions are a basis of ar-
chitecture. The data bus and a cell of the RAM are 8-bit, and the instruc-
tion bus and program memory (ROM) are 14-bit; the 14-bit instruction
is fetched for one cycle. The two-level conveyor provides simultaneous
fetch and execution of an instruction. The system of instructions con-
tains 35 instructions. All instructions are executed for one cycle, except
instructions of transitions, which are executed for two cycles.
The block diagram of the controller contains:
• eight-level hardware stack (STACK);
• 13-bit program counter (PC);
• 8-bit arithmetic-logical device (ALU);
• RAM (BlockREG) consisting of 36 8-bit GPR;
• 15 special functions registers SFR (the register of indirect address-
ing (WREG), the status register (SREG), the options register (Op-
tREG), the register (CREG) of ROM conﬁgurations are shown in
Fig. 23.1);
• 8-bit timer/counter (T/C) with a 8-bit programmable predivider;
• ADC module with four inputs;
• 13 lines of input-output (four-bit port (PA), 8-bit port (PB), line
RTCC);
• a watchdog timer (WDT );
• an external RTCC signal or a watchdog signal former (Form);
• a control and synchronization with the internal generator system
(Synhr. Control System).
IC-controllers compete by its parameters with single-chip microcom-
puters and SCM. Some models of ÐIC-controllers have the greater speed
than SCM. Both IC-controllers and SCM are applied in the plug-in con-
trol systems of the various equipment.
Single-chip AVR-microcontrollers represent 8-bit highly productive gen-
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Fig. 23.5. Block diagram of the controller PIC16C71
eral purpose RISC-controllers. They have been created by group of de-
velopers of the research center of ﬁrm Atmel Corp. (Norway), which
initials have created mark AV R. Wide nomenclature which allows the
user to choose the microcontroller with the minimal hardware redundan-
cy and, hence, the least cost is AV R-microcontroller's feature. Thus, for
example the nomenclature of group AT90S includes devices with ROM
from 1 up to 8 KB with the most diﬀerent sets of periphery and in the
enclosures with from 8 up to 48 pins. At present in full-scale production
there are three families AVR  Tiny, Classic and Mega. Tiny microcon-
trollers  are the cheapest and simplest, Mega  the most powerful, and
Classic take an intermediate place between them.
The system of AVR instructions includes up to 133 various instructions.
There are ﬁve groups of AV R instructions: a conditional branching, an
unconditional branching, arithmetic and logic operations and instruc-
tions of data transfer, those of operation with bits. In the last versions
of AV R of Mega family, function of hardware multiplication is realized.
AV R are more similar to CISC, than to RISC processors by variety and
number of instructions. At PIC-controllers, the system of instructions es-
timates up to 75 diﬀerent instructions and in MCS51, it estimates 111.
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As a whole, the progressive RISC architecture of AV R in connection
with presence of a register ﬁle and the extended system of instructions
allows creating compact programs with high-speed performance.
23.3. Signaling microprocessors
Signaling processors relate to a specialized MP class. They are developed
for the solving tasks of signal digital processing, which examples are:
• a signal ﬁltration;
• convolution of two signals;
• calculation of values of two signals correlation function;
• calculations of autocorrelation function;
• the direct/indirect Fourier transformation, etc.
Tasks of digital processing are solved in the communication and data
transmission equipment, hydro- and radar-location devices, the medical
equipment and a robotics, engine management, in automobile electronics,
TV, measuring devices, etc.
Distinctive feature of signal digital processing tasks is a streaming na-
ture of data bulk processing in a real time mode. Operation in real time
demands the increased speed of MP, and data bulk processing  an in-
tensive exchange with peripheral devices.
High speed of signaling MP is achieved due to:
• application of modiﬁed RISC architecture;
• the problem-oriented system of instructions, for example, inclusion
into the instruction system of such operations, as multiplication with
accumulation MAC (With:= And õ B+Ñ) with the number of execu-
tions in a cycle which speciﬁed in an instruction and with a rule of
indices change of matrixes A and B elements;
• methods of reduction of an instruction cycle duration, such as in-
struction pipelining;
• accommodation of the majority of instructions operands in regis-
ters;
• use of shadow registers for calculations condition storage when
switching the tasks;
• presence of hardware multiplication, which allows multiplying of
two numbers during one instruction clock.
• hardware support of program cycles.
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Signaling processors of diﬀerent manufacturers form two classes of pro-
cessors: more simple and cheap microprocessors of data processing in a
format with the ﬁxed point and more expensive ones which hardware
support the operations with data in a format with ﬂoating point.
Signaling processors of data processing in a format with the ﬁxed point.
The ﬁrst signaling processor TMS320C10 developed by Texas Instru-
ments in 1982, processed numbers with the ﬁxed point.
The processor is realized according to the Harvard architecture, which is
based on the buses distribution of access to built-in memory of programs
and data. It allows carry out instruction and data fetching in one machine
cycle and provides executions of the most of instructions for one cycle.
Signaling processor TMS320XC5x consist of the central processor unit
(CPU); the embedded programs and data memory; multipurpose periph-
eral devices, which allow to get rid of the additional external equipment
in most cases.
Signaling processors of data processing in a format with ﬂoating point.
Using of data in signaling data processing, in a format with ﬂoating point
is caused by a number of tasks, which demand high accuracy of data
presentation in a wide dynamic range. The examples of such tasks are
integral transformations, compression, decompression algorithms and the
adaptive ﬁltration. Work with data in a ﬂoating point format, simpliﬁes
and accelerates processing, raises reliability of the program as does not
demand execution of operations of data rounding oﬀ and normalization,
following the underﬂow and overﬂow situations. However, hardware and
cost expenses of such MP are much more, than those of data processing
in a ﬁxed point format.
The ﬁrst representative of a ﬂoating point processors' class became MP
TMS320C30.
The processor has the 32-bit bus of instructions and data and the 24-
bit bus of the address. Processor includes 2 RAM blocks in 1Ê of 32-
bit words, the 32-bit block of multiplication with ﬂoating point, cache-
memory of instructions in capacity of 64 of 32-bit words, 8 registers for
operations with the increased accuracy, two generators of addresses and
a register ﬁle. MP realizes various methods of addressing. 40-bit ALU of
the processor operates both with integers and with numbers in a ﬂoating
point format. Built-in PDP controller allows combine calculation and
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data exchange with memory in time. Presence in TMS320C30 of the
multiprocessor interface, two external interface ports, two serial ports,
the extended system of interrupts simpliﬁes constructing systems on its
basis.
All the operations in the processor are executed for one clock. The proces-
sor can carry out in parallel in one clock, the operation of multiplication
and arithmetic-logic operation with numbers in a ﬁxed or ﬂoating point
format. The processor has ﬂexible system of instructions and support of
high-level language  C.
23.4. The basic concepts and tasks of neural
computers
In the previous sections, examples of the well formalized tasks solution
were considered, i. e. mathematical models nave been developed for them
and algorithms which are based on rules such as "IF A, THAN B" can
be applied. However, there is a number of tasks which are diﬃcult for
formalizing, i. e. to ﬁnd precise algorithm of the solution. It is such tasks
as:
• Image Recognition, for example recognition of hand-written and print-
ed symbols at optical input in the computer, recognition of types of
blood cells, recognition of speech. Thus recognizable object is a data
array, which is necessary for relating to one of pre-known classes.
• Data Clustering (search of laws). The input data should be related to
some group (cluster) by inherent in them "adjacency", and the number
of clusters being unknown in advance. As a criterion of "adjacency", the
values of correlation coeﬃcient, distance between data vectors etc. can
be accepted.
• Function approximation. It is necessary to ﬁnd function which approx-
imates the unknown one. There can be a set of experimental data as
unknown function. This task is actual one when modeling complex sys-
tems and creating ones controlling the compound dynamic objects, for
robust control.
• Forecasting. It is necessary to predict function's behavior in the future
by it previous behavior. This task is actual one for control the systems
with forecasting, for those of decision-making.
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• Optimization. The purpose of these tasks is to ﬁnd optimum value of
objective function, which satisﬁes to a number of restrictions.
Meanwhile human well solves the tasks, which are diﬃcult for formaliz-
ing  recognizes images, classiﬁes the data, predicts, etc. Therefore, the
idea to create artiﬁcial brain became such attractive. However, for this
purpose it was necessary to carry out numerous researches of the prin-
ciples of human brain functioning from the point of view of processing
the information.
The human brain is the most diﬃcult, of known systems of information
processing. It contains about 100 billion of nerve cells, or neurons, each
having on average 10000 connections.
Neurons represent a special kind of cells which basic purpose is opera-
tional organism control. The schematic image of neuron is resulted in
Fig. 23.6.
Fig. 23.6. The schematic image of neuron
Neuron has a body (soma) 1, a tree of inputs (dendrites) 4 and outputs
(axons, neuritis) 2. Dendrites are strongly branched, penetrating rather
big space around neuron. An initial segment of axon  axonal tubercle 3,
adjacent to a cell body, is thicken. It is gradually narrowed while moving
of a cell and there is myelin sheath, which has high electric resistance.
There are axon endings, which go from other nervous cells on a soma
and the dendrites. Each ending5 looks like a thickening named synaptic
plaque or synapse. Input signals of a dendrite tree (postsynaptic poten-
tials) are weighted and summarized on a way to axonal tubercle, where
the output pulse is generated. Its presence (or intensity) is a function
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of the weighted sum of input signals. The output signal passes by axon
branches and reaches synapses which connect axon with dendrite trees
of others neurons. The signal is transformed into a new input signal of
adjacent neurons through synapses. This input signal can be positive and
negative (innervating or inhibiting) depending on synapses kind. Values
of an input signal, which is generated by synapse, can diﬀer from value
of a signal entering the synapse. These divergences determine synapse
eﬃciency or weight. Synaptic weight can change during synapse func-
tioning.
Scientists of diﬀerent specialties made attempts to create mathematical
model of neuron. Thus, biologists tried to receive the analytical represen-
tation of neuron which would take into account all its known functional
characteristics. However, the primary goal  transfer of the information
by a nervous pulse  was lost among set of the parameters concerning to
physics of pulses conductivity. Therefore, they have tried to replace the
physical description of neuron by logic description. Thus, the nervous
cell was being considered as a transmitting information element. In 1943
scientist-mathematics Ìàê-Êàlloh and Pits have presented neuron as a
simple switching element, which can be in one of two steady conditions
"on" or "oﬀ". If the algebraic sum of inputs at present is more than
threshold, then neuron snaps into action. Neuron in such representation
can be used as an element of the computer. Such neuron representation
allows constructing a neuron network with corresponding thresholds and
connections, which would realize any Boolean function or the truth ta-
ble. These researches have led to numerous inventions of information
processing circuits, recognition devices and sensor analyzers.
Now the neuron model, which is resulted in Fig. 23.7, is used more often.
Fig. 23.7. Neuron model
Neuron has n the unidirectional inputs (synapses), which are connect-
ed to other neurons outputs, and an axon output y as well, through
which the signal (innervation or inhibiting) enters the following neu-
trons' synapses. Synapses are characterized by synaptic connection value
613
or weight wi, that by the physical content is equal to the electric con-
ductivity. Every neuron is characterized by the its current condition s
by analogy to nervous cells of a brain, which can be excited or inhibited.
The current neuron condition depends on value of its inputs, weights
and, probably, the previous condition. More often, the neuron condition
is determined as the weighed sum of its inputs:
s =
n∑
i=1
xiwi (23.1)
or as distance between input vectors and that of inputs' weights
s =
n−x∑
i=1
|wi − xi| (23.2)
Neuron output y is a function of its condition:
y = f(s) (23.3)
Function f(s) refers to as function of activation.
The most widespread functions of activation is stepwise threshold func-
tion, linear threshold function, sigmoid and also linear and Gaussian one,
which are resulted in table 23.1.
Table 23.1. Neuron functions of activation
Name Deﬁnition
Stepped threshold (liminal) f(s) =
{
0, s < a
1, s ≥ a
Linear threshold (liminal) f(s) =
 0, s < a1ks+ b, a1 ≤ s < a21, s ≥ a2
Sigmoid f(s) = (1 + e−k(s−a))−1
Linear f(s) = ks+ b
Gaussian f(s) = e−k(s−a)2
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The neural network is created by association of outputs of one neurons
with inputs of others, and neurons creating layers, which also are con-
nected between them. The Neural network is a one with ﬁnite number of
layers from the same elements and diﬀerent types of connections between
neuron's layers. The quantity of neurons in layers being chosen in such
a way, as to provide the set quality of the task solution, and quantity
of neuron layers  whenever possible less for time reduction of the task
solution.
The example of the elementary single-layered neural network which dif-
ferently also refers to as simple perseptron, is resulted in Fig. 23.8. The
signals enter n inputs passing through synapses on 3 neurons which form
a uniform layer with initial signals
yj = f
[
n∑
i=1
xi · wij
]
, j = 1 . . . 3.
Fig. 23.8. Single-layered perseptron
In Fig. 23.9, two-layer perseptron is submitted, received of single-layered
by addition of the second layer, which consists from two neurons.
The nonlinearity of activation function being of great importance: if
it were absent, result of functioning of any p-layer of neural network
with weight matrixes W (i), i = 1, 2 . . . p for each layer i would be
reduced to multiplication of an input vector of signals X by matrix
W (S) = W (1) ∗ W (2) ∗ . . . ∗ W (p) that is actually such p-layer neural
network would be equivalent to single-layered one with weight matrix of
uniform layer W (S) : Y = XW (S).
Except number of layers and connections between them, the neural net-
works are classiﬁed as acyclic and cyclic. Examples resulted in Fig. 23.8
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Fig. 23.9. Two-layer perseptron
and 23.9 concern to acyclic neural networks. In Fig. 23.10, the example
of a cyclic neural network is resulted.
Fig. 23.10. A cyclic neural network
If the considered circuits (Fig. 23.8-23.10) to add with regulations about
clocking a network (to set time of neuron operation) we shall receive the
instrument for the various algorithms of data processing assigning with
the help of neural networks which can be used for the solution both the
formalized tasks and ones which are diﬃcult for formalizing. In the last
case, the application of neural networks is based not on the suggested
algorithm execution, but on storing by a network of the examples pre-
sented to it at a stage of network creation and development of the results
matched with these examples, at a stage of the task solution.
By signals type in neural networks, the latter are divided on binary
(digital) and analog. Binary networks operate with binary signals, and
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every neuron output can accept only two values: 0 or 1.
By opportunities to adaptation, it is possible to allocate constructible
and taught neural networks. In a constructible network, number and
neuron type, inter-neural connections graph, weight of inputs are set. In
a taught network, graphs of interneural connections and inputs weights
change at taught algorithm execution.
By the network taught algorithm, networks are distributed on a network
being observed, not observed and mixed (hybrid). The ﬁrst ones com-
pare pre-known result with received when teaching. The second ones are
taught, not knowing correct values of result. They group the input data
so that they formed the same output of a network. Such approach used
at solution, for example, of clustering problems. At the mixed taught
algorithm, the part of weights is determined at observation, and a part 
without an observation.
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It is necessary to understand It should be memorized
1. The block diagram operation of
the single-chip microcontroller.
2. The block diagram operation of
the control unit.
3. Distinctions between the opera-
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4. The operation principle of timer-
counters.
5. The operation scheme of the in-
terrupt system.
1. The structure of single-chip mi-
crocontroller.
2. The purpose and functions
of the single-chip microcontroller
components.
3. The structure and operations of
the central processor unit, of the
control block.
4. Operation features of the serial
port in diﬀerent modes.
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11. Architecture features of the sig-
naling processors with ﬁxed, ﬂoat-
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nal digital processing.
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ing/ﬁxed point.
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ing/ﬁxed point.
15. The problems caused develop-
ing the neural computers.
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17. Deﬁnition of activation func-
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You should to be able:
1. Program the single-chip microcontrollers.
2. Apply the single-chip microcontrollers for solving the various control
tasks.
3. Apply diﬀerent operation modes of timer-counters unit, serial port.
4. Apply diﬀerent power consumption modes of single-chip microcon-
trollers.
5. Program the single-chip microcontrollers with RISC-architecture.
6. Select the required microcontroller with minimal redundancy for solv-
ing set task.
7. Construct system controls, using the single-chip microcontrollers with
RISC-architecture.
8. Program the signaling processors.
9. Use the signaling processors in systems of signal processing.
23.5. Tasks for current testing
23.5.1. Questions for monitoring
X What is the single-chip microcontroller?
X Name the peculiarities of MC.
X Name the SMC composition.
X Name the SMC CPU composition.
X Name the buﬀer registers functions.
X Numerate the SMC CPU operations.
X Numerate data types, with which SMC CPU operates.
X Numerate the operations with SMC CPU bits.
X Name the purpose of accumulator A, B.
X Name the register PSW function.
X How is ROM address determined?
X Numerate RAM areas.
X Name the SMC control block structure.
X Adduce the block diagram of the control unit.
X Describe operation principle of the control unit.
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X Name the signals, formed by internal clock former
X Name the I/O ports function.
X Name the serial port purpose.
X Numerate the operation modes of serial port.
X How is the transmission rate set in modes 1 and 3?
X What is the function of timer-counters block?
X How is the mode of timer-counter block operation set?
X Function of interrupts system.
X Name the peculiarities of timer-counters interrupts.
X Name the peculiarities of the serial port interrupts.
X Describe the decreased consumption mode of SMC.
X Name the advantages of RISC-architecture over CISC.
X Numerate the lacks of RISC-architecture.
X What is PIC-controller?
X Numerate the application ﬁelds of PIC-controllers.
X Name the advantages of single-chip AVR-controllers.
X Numerate families of AVR-microcontrollers and their fea-
tures.
X Name the application ﬁelds of signaling processors.
X Name the peculiarities of signal digital processing.
X Name the advantages and lacks of signaling processors
with ﬁxed, ﬂoating point.
X Adduce the structure of the typical signaling processor
with ﬂoating point.
X Give the examples of tasks, which are diﬃcult to formal-
ize.
X Explain the essence of image recognition problem.
X Reveal the point of data clustering, approximating task.
X Reveal the point of prediction, optimization task.
X Adduce the most spread model of neuron.
X What is the neural network?
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PART V
Power supply and control systems
CHAPTER 24. SWITCHED POWER
SUPPLIES. ELEMENT BASE OF POWER
ELECTRONICS
24.1. Block diagrams and main problems of switched
power supplies
Execution of the electronics functional blocks based on the semiconduc-
tor devices and integrated circuits, made it possible to reduce essentially
the size and weight of the main equipment blocks. At the same time for
the functioning of the equipment there should be a constant high quali-
ty voltage. In stationary conditions, the equipment feeding in the most
cases is realized from the AC line (mains) of the commercial frequency.
Usage of the traditional methods of constructing the power supplies (a
low-frequency power transformer  rectiﬁer with the ripple ﬁlter  con-
tinuous voltage stabilizer) leads to that fact, that the size and weight
of the power supply determine the overall factors of the equipment as a
whole. Usage of the continuous stabilizers (regulators) for voltage sta-
bilization, having eﬃciency not more than 75%, leads to great power
losses on the regulating element, which demands the special measures
application for heat sink, with the eﬃciency decreasing at widening of
the line voltage changing limits.
In order to improve the overall and energy indices, the power supplies
are made according to the circuit with the high-frequency conversion of
the electrical energy. The size and weight of the power transformers on
the frequencies about dozens  hundreds kHz are noticeably less than at
using the commercial frequency voltage. The elements of the smoothing
(ripple) ﬁlters on high frequencies have essentially lower rating (nominal)
values and, consequently, lower size and weight.
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Usage of the regulating transistors for stabilization of the pulsed mode
voltage makes allows essentially reduce the power losses in the stabilizer
and to enhance the eﬃciency (performance index) of the stabilizer and,
consequently, of the supply on the whole up to 80-90%, while the perfor-
mance index maintaining such value in the wide range of the line voltage
changing. Such power supplies are called the switched (mode) power sup-
plies or power supplies with the transformerless input, because they do
not contain any low-frequency power transformer. The circuits of the
switched power supplies are more complicated than of continuous ones,
but high speciﬁc overall and energy indices have predetermined their
wide adaptation.
The main factor, which makes it possible to reduce essentially the size
and weight of the power supply, is excluding the low-frequency power
transformer out of the supply circuit. The voltage of the AC line of the
commercial frequency is applied directly onto the rectiﬁer, the output
voltage of which is approximately equal to the amplitude value of the
line voltage. The acquired direct voltage is transformed into the square-
shaped alternating voltage with the frequency of approximately dozens
of kHz with the help of the transistor transducer. At such frequencies,
the power transformer has small size and weight, but the needed number
and values of the required voltages are determined by parameters of the
secondary winding of the power transformer.
In order to get direct voltages, the high-frequency rectiﬁer rectiﬁes the
voltage of each secondary winding with corresponding smoothing ﬁlter.
The stabilization of the output voltage is made either with the help of
the switching voltage stabilizer, or with the help of the regulated (or
stabilizing) transducer. According to that, the multi-channel switching
power supplies can be realized according to the block diagrams, shown
in Fig. 24.1.
Notation in Fig. 24.1:
LR  line rectiﬁer;
SVS  switched voltage stabilizer;
VI  voltage inverter;
CVC  controlled voltage converter;
CC  control circuit;
HFR  high frequency rectiﬁer;
CVS  compensating voltage stabilizer.
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Fig. 24.1. Block diagram of switched power supply
Power supply according to the scheme in Fig. 24.1 a contains a switched
voltage stabilizer (SVS) as a separate functional block, which carries out
two important functions: ﬁrstly, SVS reduces output voltage of line rec-
tiﬁer (LR), which constitutes hundreds of volts, till the amount, more
acceptable for the operation of voltage inverter (VI); secondly, it stabi-
lizes VI supply voltage, with voltage at all secondary windings of the
power transformer being stabilized. VI output voltage in the circuit of
Fig. 24.1 à has a form of rectangular heteropolar pulses with oﬀ-duty fac-
tor equal to two. This waveform of voltage is optimal for the operation
of high-frequency rectiﬁer from the point of view of quality of rectiﬁed
voltage.
The main block of power supply, realized according to the scheme at
Fig. 24.1 b, is an controlled voltage converter (CVC), which realizes si-
multaneously functions of the direct voltage conversion into alternating
and the stabilization of rectiﬁed voltage (output voltage of HFR). Stabi-
lization of voltage is realized due to the voltage at line transformer's sec-
ondary windings having the form of rectangular impulses with "pause at
zero" and with the change of supply voltage of adjustable voltage trans-
ducer, the duration of impulse is changed in such a way, that mean value
of alternating voltage for the half of the period remains approximately
constant.
The control circuit (ÑC), to the input of which one of the channel recti-
ﬁed voltage is entered, provides the change of pulse duration. Therefore,
stability of output voltage of other channels will be the same, as of this
channel. The quality of rectiﬁed voltage when rectifying voltage with
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"pause at zero" is not high enough, therefore after CVC a compensating
(continuous) voltage stabilizer (CVS) may be used as an output block.
At small limits of the voltage change at the input, CVS may have rather
high eﬃciency (to 95%).
While developing a switched power supplies, it is necessary to take into
consideration a number of factors, which didn't occur in the continu-
ous power supplies. Power rectiﬁer is usually performed according to the
bridge circuit with capacitive load. While using the low-frequency line
transformer in the rectiﬁer, the charge of the rectiﬁer output capaci-
tor occurs smoothly without high pulse current. The line voltage enters
directly the diode bridge and through it on the capacitor at switched
power supply switching. Discharged capacitor for the switching on mo-
ment is a short circuit, and as power supply switching on may occur at
any phase of the line voltage, one can apply voltage up to peak value
to the diode bridge. Because of small value of line internal resistance,
the current pulse amplitude at switching on time may reach hundreds of
ampere. That's why it is necessary to take measures of limiting in the
line rectiﬁer the amplitude of capacitor charging current while switching
on the source.
At line voltage being 220 V, the LR output voltage constitutes approx-
imately 300 V. Therefore, powerful high-voltage transistors are used in
the next block of power supply (SVS or VI). To provide safe modes of
powerful high-voltage transistors they should work not in modes only,
not exceeding maximum permissible ones, but also have suﬃcient voltage
and dissipated power margins.
Modern high-voltage switching transistors mainly drift ones, in which the
time of switching is of one order with the transistor time constant, that's
why one mustn't neglect the inﬂuence of the time of opening the transis-
tor on the impulse of current in the closing transistor. Because of this,
the instantaneous power dissipating at transistor passage from the cutoﬀ
mode into saturation one and vice versa, increases sharply in powerful
high-voltage transistors. High-voltage transistors are usually performed
according to mesa-planar diﬀusion technology, thus collector current has
no time to spread uniformly on the surface of junction area, which leads
to local overheating of separate parts. To reduce instantaneous power it
is necessary to complicate the control circuit.
In high-voltage transistors operating at switched mode, the role of power
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transistors current protection becomes more relevant. At low voltages,
when leaving the saturation, the process of current self-restraint occurs.
In high-voltage transformers, the transistor having left the saturation
cannot substantially change the collector current. This leads to the high-
voltage transistors overload and their failure. Therefore, the demands to
the protection by current are more severe.
The output voltage stabilizing of the switched power supply is carried
out with the help of SVS or CVC, which contain control circuits. In op-
eration mode, the supply of control circuit is carried out from additional
windings of line transformer of voltage transducer. At supply switching
on, when the transformer is not working yet, the CC supply is carried
out from auxiliary power circuits. After the start of VI operation, the
CC supply switching over from auxiliary circuits onto the basic ones,
occurs. The power of CC supply circuit does not exceed 2-3 W.
24.2. Circuitry of switched power supplies' principal
blocks
Line rectiﬁer. The amplitude limitation of the charging pulse of the ca-
pacitor current when switching on the supply is easily carried out with
the help of resistor (or thermistor), switched on directly into the chain
of capacity charge. The resistor may be switched on either before the
diode bridge or after it (see Fig. 24.2).
lim
lim
Fig. 24.2. Line rectiﬁer with current-limiting resistor
When switching on the power supply, capacitor is discharged and the
resistor Rlim limits current in the circuit. The resistance of limited re-
sistor is deﬁned for the worst conditions: maximum value of line voltage
(taking into account the tolerance for the limits of voltage change) and
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permissible pulse current of diode IDpulse.
Rlpulse =
UCmax − 2UDstr
IDpulse
Limiting resistor is necessary only in the moment of switching on, and in
the process of supply operation it plays a passive role, signiﬁcant power
is consumed at it. To reduce power consumption on Rlpulse, its resistance
should be as small as possible, with this purpose it is recommended to
choose diodes with a big value of permissible pulse current.
In order to reduce power consumption on Rlpulse, it is possible to use
thermistor as Rlpulse with negative temperature coeﬃcient of resistance
(TCR). When switching on the supply, the resistance of the resistor is
at maximum, and the amplitude of current charging pulse is not large
for account of that. As thermistor heating, its resistance is reduced, and
power consumption reduces on it because of that. The lack of thermistor
usage as Rlim is its response time. At short switching oﬀ line voltage,
the repeated switching on may be fulﬁlled after some time, necessary for
cooling-down of the thermistor, otherwise the amplitude of the charging
current pulse will exceed design value.
The voltage at the line rectiﬁer output is (5-10)% less than the line volt-
age peak value, and ripples of rectiﬁed voltage depend on the capacitor
capacity. While choosing a capacitor, it is necessary to take into account
the amplitude of charging current while at supply switch on, therefore
one uses parallel switching on of two capacitors at high values of this
current.
Switched voltage stabilizer. The main advantage of switched voltage sta-
bilizers (SVS) in comparison with continuous (compensating) ones is
that an regulating transistor operates in the switched mode (at cutoﬀ
mode or at saturation mode) in SVS, therefore power consumption is
minimal at it. Because of this, SVS has high eﬃciency (till 95%), the
eﬃciency keeping this value in broad range of input voltage and load
current change.
It is possible to allocate two composite parts in the SVS schematic cir-
cuit: the power part, which represents pulse voltage regulator (PVR or
potentiostat) and the scheme of PVR operation mode control, which
changes operation mode of regulating transistor in such a way, that the
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SVS output power remained approximately constant in case of SVS input
power change.
The SVS schematic circuit of a step-down type is shown in Fig. 24.3,
time diagrams, explaining SVS operation principles  in Fig. 24.4.
cont
inp
CS load
Fig. 24.3. SVS of step-down type
cont
imp
load
D
inp
load
Fig. 24.4. Time diagrams of SVS of a step-down type
SVS operation principle is the following. Regulating transistor V T under
the inﬂuence of voltage drive, having the form of rectangular pulses with
frequency f and duty factor Kduty = ti/T (look Fig. 24.4 ) is in the
saturation mode or in cutoﬀ mode. The constant of time of load circuit
τload = L/Rload is signiﬁcantly more than the duration of the pulse tu,
therefore if the resistor is open, the current of throttle L is increasing
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practically according to the linear law (look Fig. 24.4 b):
ik(t) = iL(t) = Imin + (Idir − Imin) · t
τload
.
If the transistor is closed, the current from throttle is locked through
opened diode V D and changes according to the linear law as well:
iL(t) = Imax
(
1− t
τload
)
,
where
Imax = Imin + (Idir − Imin) · ti
τload
.
Throttle current changes in the limits of Imax ÷ Imin correspondingly,
the voltage at throttle with opened transistor is equal to:
UL+ = in − UCEsat − Uload = L∆IL∆t = L
Imax − Imin
ti
,
and the load voltage:
Uload = inp − UCEsat − UL+.
If the transistor is closed, the voltage at throttle is equal to:
UL− = Uload + UDdir = L
Imin − Imax
T − ti = −L
Imax − Imin
T − ti ,
and the load voltage:
Uload = |UL−| − UDdir .
Average value of throttle current is equal to the load current:
ILaver = Iload =
Imax + Imin
2
,
and the variable constituent of throttle current is locked through the
capacitor C. Because of ﬁnite value of capacitor resistance, there will be
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the voltage drop with the switching frequency of adjusting transistor,
conditioning ripples of output voltage. To provide permissible value of
ripple factor Kr, capacity of capacitor is chosen from the condition:
C ≥ (Imax − Imin) · T
4pi ·Kr · Uload .
Switching frequency of adjusting transistor is out of great importance
and is usually chosen of the order of dozens kilohertz. At high frequencies,
the nominal value of the throttle inductance L and capacitor C capacity
are decreasing. It is recommended to use the mode of continuous current
of throttle in SVS, when Imin > 0, therefore the change of throttle
current should correspond to the condition:
∆IL = Imax − Imin ≤ 2Iload.
Voltage at diode V D (look Fig. 24.4 c) represents rectangular pulses
with amplitude Ein and duty factor Kduty = tp/T (voltages UCEsat and
UDdir in the ﬁrst approximation may be neglected). Load voltage is a
mean value of this voltage and is correspondingly equal to:
Uload = Ein ·Kduty.
Having deﬁned the necessary value of duty factor and having speciﬁed
permissible change of throttle current, one chooses switching frequen-
cy of regulating transistor and deﬁnes the necessary value of throttle
inductance:
L =
UL+ · tpulse
∆IL
.
Consequently, while changing duty factor (changing the pulse duration
at invariable pulse sequence period), it is possible to change, i.e. to reg-
ulate load voltage. That's why the SVS operation principle is the fol-
lowing: while changing input power, control circuit (CC) changes duty
factor of control pulses in such a way, that load voltage would change no
more, than permissible value ∆Uload, i.e. would remain approximately
constant. Control circuit performs a negative feedback by voltage to per-
form this function, as in CVS. CC schematic circuit is shown in Fig. 24.5.
As in CVS, the SVS control system contains a measuring element (volt-
age divider on resistors R1, R2), supply of voltage reference (parametric
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voltage stabilizer at stabilitron V D2) and the comparison circuit, at the
output of which signal of error appears, proportional to load voltage
deviation from the required value.
No FIGURE
Fig. 24.5. Schematic diagram of SVS control circuit
If load voltage is equal to the speciﬁed value, the voltage of error is equal
to zero, duty factor of regulating transistor control pulse being equal in
case of neglecting the values UCEsat and UDdir:
If load voltage is equal to the speciﬁed value, the voltage of error is equal
to zero, duty factor of regulating transistor control pulse being equal in
case of neglecting the values UCEsat and UDdir:
Kduty =
Uload
Ein
.
At increase of the CC input voltage, it is necessary to reduce duty factor
to the value:
Kduty,min =
Uload + 0, 5 ·∆Uload
Ein,max
;
and reducing the input value it is necessary to raise:
Kduty,max =
Uload − 0, 5 ·∆Uload
Ein,min
.
To perform this function, the control circuit contains pulse-width mod-
ulator (PWM). The PWM input value is the signal of error, the output
one  the duration of pulse, which is proportional to the value of error
signal. The PWM operation principle consists in comparison of linearly
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changing voltage (ramp) with the error signal. The interval of time is
deﬁned with the help of comparator, when ramp exceeds the voltage of
the signal of error. The amplitude of ramp voltage should be less than
maximal value of the error signal, therefore in order to receive the ramp
voltage amplitude of the order of 1-2 V, error signal is previously am-
pliﬁed by error ampliﬁer (EA). The frequency of ramp voltage deﬁnes
the switching frequency of regulating transistor, and linear dependence
of pulse duration on the error signal value provides the voltage of tri-
angular form. Such voltage is formed in a multivibrator at operational
ampliﬁer, which performs the functions of master clock (MC).
The pulse duration change ∆tpulse depends on the amplitude of trian-
gular voltage Um and the change of output voltage of error ampliﬁer
∆UER:
∆tpulse =
∆UER
2 · Um · f .
The value ∆UER depends on the permissible change on the load voltage
at ∆Uload, transfer constant of measuring divider KD = USt/Uload and
EA gain KER:
∆UER = ∆Uload ·KD ·KER.
SVS stabilization factor is deﬁned according to usual methods:
KSt =
∆Ein
∆Uload
· Uload
Ein
=
∆Ein
∆Uload
·KDuty.
Taking into account the dependence of output voltage on input voltage
and the change of control pulse duration, stabilization factor of SVS is
equal:
KSt =
∆Ein
∆Uload
· Uload
Ein
=
∆Ein
∆Uload
·KDuty.
The required value St is provided mainly by the value ER, as the values
KD and Um depend on the value of output voltage and PWM circuitry
solutions. In contrast to CVS, error ampliﬁer should be noninverting in
SVS and, as a rule, is performed at operational ampliﬁer. As a result
of this, the value of voltage reference is limited by permissible value of
input cophased voltage of operational ampliﬁer.
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The main PWM function is forming pulse duration, and the match-
ing of control circuit with SVS output by regulating transistor is per-
formed with the help of additional output stage, which is single-ended
transformer-output power ampliﬁer, which allows performing galvanic
decoupling of SVS and control circuit's power part. Usage of regulating
composite transistor is not practiced in SVS, since saturation voltage
of composite transistor is in several times higher, than that of separate
power transistor.
It is necessary to distinguish the concepts of ripple and instability of
output voltage in SVS. Ripples of SVS output voltage are caused by
operational principle of pulse potentiostat, ripple frequency is equal to
switching frequency of power transistor, and the value of ripple factor is
deﬁned by values of throttle inductance L and capacitor capacitance ,
which create ripple ﬁlter. The corresponding choice of the values L and
, the ripple value of output voltage may be led to any required value.
Instability of output voltage is caused by the changes of SVS input volt-
age, which depend not only on line supply voltage change, but also on
ripple of output voltage of the line rectiﬁer. SVS performs hundreds of
cycles of its output voltage stabilization for one period of output voltage
ripple of line rectiﬁer. Thus, relative change of SVS input voltage is equal
to:
∆Ein
Ein
= a+ b+ 2Kripple.out,
where a and b  upper and lower (correspondingly) limits of line voltage
change; Kripple.out  ripple factor of SVS output voltage.
Voltage inverters. One uses the converters of direct voltage into alter-
nating one of rectangular waveform (DC-AC converter or inverter) in
switched power supplies. An inverter power transformer are performed
at cores, having rectangular form of magnetization curve at alternat-
ing voltage frequencies of dozens kilohertz. The reversal time treversal
of such a core from maximally permissible induction Bm value to the
value +Bm, is deﬁned by the parameters of transformer and the voltage
applied to the primary winding:
treversal =
2Bm · Sc · w1 ·Kspace
E · 104 ,
where Sc  core cross-section, cm2;
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w1  number of turns of the transformer primary winding;
space  iron space factor.
If the processes in the transformer primary winding take less time, than
treversal, then the transformer fulﬁlls its direct functions, i.e. the volt-
age at secondary winding repeats the voltage form at the primary one,
and its value is deﬁned by turn ratio, and the primary winding current
is made conditional upon the current of secondary winding. Otherwise,
the transformer core is saturated and the primary winding active resis-
tance only limits the primary winding current and the voltages at all
transformer windings are equal to zero. Therefore, the output voltage
temporal parameters in voltage converters are caused by reversal time
of transformer core.
According to the principle of operation, voltage inverters are divided into
the inverters with self-excitation (or self-oscillator), which are the ampli-
ﬁers, being placed strong positive feedback, and inverters with external
excitation, where signals of controlling powerful transistors are provided
by master clock (MC).
A magnetization curve of the core is used at the whole section from
−Bm till +Bm in inverters with self-excitation and the output voltage
frequency of the inverter is equal to:
fconv =
E · 104
4Bm · Sc · w1 ·Kspaxe .
Master clock frequency has to be such in inverters with an external
excitation that the transformer core shouldn't saturate at any conditions.
For that one condition should be performed:
treversal >
1
2fconv
.
Voltage inverters are subdivided into two groups: single-step and push-
pull. Single-step converters form alternating voltage of rectangular form,
asymmetric relative to time axis, push-pull ones  that of central-
symmetric relative to time axis.
Single-step voltage inverters (SSVI) are widely used in moderate power
(not more than 100 W) supplies. Because of nonsymmetrical voltage at
secondary winding, the SSVI contains high-frequency rectiﬁer (HFR),
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and so they are the converter of one level direct voltage into the one of
another level. According to the way of power transfer from the circuit of
input voltage supply into the load circuit, one distinguishes SSVI with
reverse and that with direct diode connecting.
The scheme of SSVI with diode reverse connecting with an external
excitation is shown in Fig. 24.6.
cont
load
Fig. 24.6. SSVI with reverse diode switching
In SSVI with reverse diode switching-on, at opened transistor V T under
the action of controlling voltage, the voltage at transformer secondary
winding has the polarity, of diode V D being closed. At that, capacitor
C being earlier charged is discharged at the load resistance, and pow-
er transformer is used as a throttle with inductance L1. The collector
current increases practically according to the linear law from the value
I1min to the value I1max (as in pulse voltage regulator  PVR) during the
time of transistor opened condition ti. After transistor close the energy,
stored in the transformer core is given up to the load via circuit of the
transformer secondary winding as a throttle with inductance L2. The
secondary winding voltage changes its polarity and diode V D is opened.
The secondary winding current linearly decreases at that from the value
I2max to that of I2min.
Thus, power transformer in the SSVI circuit with reverse diode
switching-on is used as double-wound throttle. Because of energy con-
tinuity in the moment of transistor closing, the relationships between
currents I1min and I2min, I1max and I2max are deﬁned by turn ratio of
power transformer.
Average value of the transformer secondary winding current is the load
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current:
I2aver = IL =
I2max + I2min
2
·
(
1− ti
T
)
,
and the change of output voltage, caused by the process of capacity C
discharge during the time ti, is deﬁned according to the formula:
∆ULoad =
ULoad · ti
RLoad · C =
ILoad
C
· ti.
The voltage on the transformer primary winding (throttle L1) at the
open transistor equals approximately to E (UCEsat = 0):
E = L1 · I1max − I1min
ti
.
The transformer secondary winding voltage (throttle L2) at closed tran-
sistor equals approximately to the load voltage (UDdir = 0):
U2 = ULoad = L2 · I2max − I2min
T − ti =
L1
n2
· (I1max − I1min) · n
T − ti .
Dividing by ULoad, get:
E
ULoad
= n · T − ti
ti
,
whence: ULoad = En · tiT−ti .
Consequently, the load voltage is determined not only by the turn (trans-
former) ratio n, but also by the parameters of the control pulse  duty
factor Kduty = ti/T .
In the SSVI with diode reverse switching-on with self-excitation (see
Fig. 24.7), stored in the transformer core energy is fully given up to the
load, and so I2min = I1min = 0, and the I1max value is determined by
reversal time of the transformer core through the inductive coupler of
the transformer primary winding, that is L1. The other correlations are
the same as for the SSVI with the external excitation.
In the SSVI with direct diode switching-on (see Fig. 24.8), the power
transformer is used by direct purpose, that is when at open transistor,
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Fig. 24.7. SSVI with self-excitation
the current is ﬂowing through the transformer primary winding, sec-
ondary winding voltage has a polarity the diode being open, therefore
the voltages and currents of the transformer windings are related with
each other with the transformer turn ratio. The secondary winding cir-
cuit is practically the pulse voltage regulator (PVR) of step-down type.
The voltage of the transformer secondary winding and diode V D1 per-
form the power supply functions and those of transistor, commutated
with frequency f . Thus, the load voltage is determined in the same way
as in PVR:
ULoad = U2m ·Kduty.
The load current is equal to the average current value of the throttle
with the inductance L2, and the throttle current change from the value
of I2min to I2max causes the load voltage ripples, which are determined
in the same way as in PVR.
cont
load
Fig. 24.8. SSVI with the direct diode switching-on
Because of the ﬁnite value of the transformer primary winding induc-
tance L1, the electromagnetic energy is accumulated in the transformer
core. If one does not take measures on core demagnetizing, it may to
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magnetize until saturation. The demagnetizing circuit in the simplest
form contains the additional section of the transformer primary winding
and the diode V D3 (look Fig. 24.8). The demagnetizing circuits compli-
cate the SSVI scheme, thus low power switched power supplies use the
SSVI with reverse diode switching.
In high power (more than 100 W) inverters, the push-pull voltage invert-
ers are used. The induction in the power transformer core changes within
the limits of ±B ≤ ±Bm, therefore there is no need for demagnetizing
the core in the push-pull inverters. In the inverters with self-excitation,
the induction in the core changes from −Bm to +Bm, the transformer
core should not saturate in those with external excitation, and so the
induction changes within smaller limits  approximately from −0.8Bm
to +0.8Bm.
The push-pull inverters are executed according to the circuit with the
middle point (look Fig. 24.9 à), bridge circuit (Fig. 24.9 b) and half-
bridge circuit (Fig. 24.9 c). The circuit with the middle point with self-
excitation is used at the load power up to 100 W, the bridge and half-
bridge ones are used at the load powers more than 100 W and are mostly
used in the variant with external excitation.
In unregulated push-pull voltage inverters, the eﬀective, average for the
half-period and peak voltage's values across each winding are equal to
one another. of The primary and secondary winding voltages and cur-
rents are related with each other by turn ratio. Each secondary winding
alternating voltage converting into the direct one is made with the help of
a rectiﬁer with capacitive load reaction. At low voltages (less than 15 V),
it is expedient to use the full-wave circuit with the middle point (power
losses on rectiﬁer diodes decreasing), for decreasing the turn number of
the secondary winding, the rectiﬁer bridge circuit is recommended to
use.
The overall power diﬀerence of the line transformer (the overall power
of the transformer is (25-40)% less for the bridge circuit, than for the
circuit with the middle point) is not of great importance, because for
decreasing the windings turn number, the core is recommended to be
chosen at high frequencies with power margin of 3-5 times. A capacitor
in such rectiﬁers is required for load voltage providing at times of polarity
changing of the transformer secondary winding voltage. In practice, the
process of changing the polarity (edges' time of the rectangular voltage)
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Fig. 24.9. Push-pull voltage inverters with self-excitation (à) and with
external excitation (b, c)
runs during the time tedge = (0, 02− 0, 05)T . Consequently, the capacity
of the capacitor, at which the change of the output rectiﬁer voltage does
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not exceed the admissible value∆UH during the time tedge, is determined
according to the formula:
C ≥ tedge
RLoad · ln ULoadULoad−∆ULoad
Since the voltages and currents in all circuits of the push-pull voltage
inverters have the rectangular pulse waveform with the duty factor 0.5,
then the following correlations are used for determining the operating
mode of the power transistors, working in the switch mode:
P2 = U2 · ILoad;
U2 = ULoad + UDdir;
U1 = E − UCEsat;
P1 = P2/ηTr;
ICsat = P2/U1;
I = IK/h21min.
For providing the saturated state of the power transistors, the output
voltage of the master oscillator (MO) (or positive feedback windings'
voltage in the inverters with self-excitation) has to be not less than 2-3 V
at minimal transistor saturation depth being 1.2-1.3. The voltage excess
is reduced on the additional resistor Rb. This is necessary for removing
the parameters spread eﬀect of the power transistor input characteristics
on the value of the base current.
The circuits of the push-pull inverters have the following peculiarities.
In the inverter circuit with the middle point (Fig. 24.9 à), the full pri-
mary winding voltage of the transformer is two times higher than the
supply voltage, then the transistors are chosen for the voltage not less
than (2.2-2.4) Esupply. In the inverter bridge circuit (look Fig. 24.9 b)
the transistors permissible voltage equals (1.1-1.2) Esupply, but there are
twice as many transistors used. In the half-bridge circuit (Fig. 24.9 c),
two transistors are substituted for the two capacitors of the same capac-
ity. The potential of the capacitors connecting point equals to the half of
the voltage of the inverter power supply, therefore the primary winding
voltage peak of the transformer equals:
U1 = Esupply − UCEsat − 0, 5supply = 0, 5Esupply − UCEsat.
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The transformer primary winding current and open transistor one con-
sists of two components: supply current and discharge current of the
corresponding capacitor (the other capacitor is being charged by sup-
ply current at that time). Since the sum of capacitors voltage equals
Esupply, than the energy amount, delivered by one capacitor, equals to
that of received by the other one. It follows from this that the supply
current and the capacitor discharge current are equal. Therefore, the pri-
mary winding of the power transformer should be designed for a current,
which is twice as big as the supply current. The small disadvantage of
the half-bridge circuit is a small pulse top drop of the output voltage,
conditioned by the processes of capacitors charge and discharge. In or-
der the capacitors voltage changes not more than to ∆UC , the capacitor
capacity is chosen according to the following formula:
C ≥ ICsat
2f ·∆UC .
Controlled voltage converters. Controlled (or stabilizing) voltage convert-
ers (CVC) make it possible to maintain the output voltage (after HFR)
roughly constant due to the time change of open (or closed) transistor
state. The control circuit realizes the voltage feedback for that, just as in
SVS (look Fig. 24.1 b). By analogy with SVS, the control circuit of the
CVC contains a measuring element  a voltage divider, reference-voltage
source  a parametric voltage stabilizer, a comparing circuit and an error
ampliﬁer, converter of the error signal into the control pulse duration.
In the SSVI, it is necessary to change the duration of either open or
closed transistor state for maintaining the output voltage on the stable
level. It can be reached with the help of the additional winding of the
power transformer, the magnetizing force of which is proportional to the
error signal value, and its direction depends on the fact, what and how
the magnetizing force should inﬂuence on  the duration of the open
or closed transistor state. At that, the frequency of SSVI conversion
with self-excitation is changing, because changing the duration of the
transistor open state, the latter of the closed state remains constant and
visa versa.
In the push-pull voltage inverters (Fig. 24.10), it is necessary identically
to change the duration of the open state of each inverter arm in order
to avoid the appearance of the constant biasing of the transformer core.
The duration change of the controlling pulses in the push-pull inverters is
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made in the same way as in the SVS, but in contrast to the SVS control
scheme, the master clock generated the voltage of a triangle form with
the frequency, which is twice as high as the frequency of the output in-
verter voltage. The pulse-width modulation (PWM) output pulses enter
the pulse distributor (PD) which distributes the pulses over the control
circuits of each inverter arm, thus twice decreasing the commutation
frequency of each transistor.
No FIGURE
Fig. 24.10. Push-pull CVC
The output voltage of the controlled push-pull converter is determined
in the same way as in the SVR of the step-down type, but duty factor
of the control pulses is determined with respect to the half period of the
secondary winding voltage of the transformer, since the pulse frequency
is doubled after this voltage rectifying. The determination of the change
limits of pulses duration is made just as in the SVS, but at ﬁrst one
determines the minimal value of the secondary winding voltage ampli-
tude of the transformer provided the duty factor being less than one
(approximately 0.9-0.95). The nominal and minimal duty factor values
are determined just as at the analysis of the SVS.
The skewness of the core magnetization curve leads to that of the control
pulses, which in turn increases the output voltage instability, therefore
the compensational voltage stabilizers are frequently used in the CVC
for increasing the quality of the output voltage (Fig. 24.1 b).
24.3. Power semiconductor elements and units
641
The type of the power semiconductor elements deﬁnes the type of the
semiconductor converter, and the parameters of the power semiconductor
element deﬁne its static and dynamic characteristics.
The power semiconductor elements in the converters operate as a rule,
in the switched mode. Thanks to such operating mode, the losses in
the power semiconductor element are very low in comparison with the
converted power. These losses consist of ones at direct current ﬂow when
the power semiconductor element is open or saturated, of the losses at
reverse current ﬂow, when the power semiconductor element is closed
and of those at switching from one state to the other. The parameters
that are given in the reference data, determine these losses.
The classiﬁcation of the power semiconductor elements is represented in
Fig. 24.11.
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Fig. 24.11. Classiﬁcation of the power semiconductor devices
The essential jump in the development of the converting technique hap-
pened with the appearance of the bipolar junction high-voltage transis-
tors and completely controlled Gate Transistor Oxide (GTO) thyristors
and then of the bipolar junction transistors with insulated base (Insulat-
ed Gate Bipolar Transistor  IGBT) and powerful ﬁeld-eﬀect transistors
MOSFET (Metal Oxide Semiconductor Field Eﬀect Transistor).
The structure of the GTO-thyristor in the areas of anode and cathode
consists of the great number of the technological elements, which repre-
sent the separate thyristors switched-on in parallel, in the result of what
it is able to switch oﬀ by the control electrode signal. The structure of
a GTO-thyristor is shown in Fig. 24.12 à, its picture is shown in the
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schematic diagram  in Fig. 24.12 b.
C
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Fig. 24.12. Structure of the GTO-thyristor, its conditional presentation and
i-v characteristic
The i− v characteristic of the GTO-thyristor is shown in Fig. 24.12 c. It
repeats the characteristic of the incompletely controlled thyristor (SCR
 Silicon Controlled Rectiﬁer). In the switched-on state, the GTO-
thyristor is characterized by the following parameters:
Umo  ultimate voltage; rm  dynamic resistance.
The dynamical processes at switching the GTO-thyristor are shown in
Fig. 24.13. The time of turn-on process consists of the turn-on delay
tdelay and the rise time trise, during which the voltage on the thyristor
decreases up to 0.1 from the initial value. The amount of these time
intervals makes the turn-on time
ton = tdelay + trise.
For providing the turn-on little time and small losses, the control elec-
trode current ﬁrst of all has to have a signiﬁcant rate of rise
di
dt
> 5
A
.
Rather slow turning-oﬀ process consisting of two stages is typical for
the GTO-thyristors (Fig. 24.13). On the ﬁrst stage the thyristor current
decreases up to 0.1÷0.2 from its initial value. On the second stage, there
is a slow current decrease. The time of turn-oﬀ stalling is more than the
fall time and it should be taken into account.
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Fig. 24.13. Dynamical processes at GTO-thyristor turn on/oﬀ
The negative current of the control electrode, turning oﬀ the thyristor has
to have a signiﬁcant rise rate and signiﬁcant amplitude. For the modern
GTO-thyristors, this amplitude comes up to 30% from that of the anode
current. For the dynamical losses reduction at switching and providing
the stable operation, the circuits with GTO-thyristors use the snubbers.
The snubbers are the special circuits of forming the dynamical processes.
The simplest snubber circuit is one, consisting of the serial resistor and
capacitor.
The "SIÅMENS" company releases the photosymistors named SIÒAÊ.
Photothyristors and photosymistors are the thyristors and symistors
(symmetrical thyristors) with the photoelectron control where the con-
trol electrode is substituted for the infrared LED and photodetector with
the control circuit. The main advantage of such devices is the galvanic
decoupling of the control circuits from the power circuits. Such device
consumes current nearly 1.5 mA by the controlling LED input, but com-
mutes in the output circuit the alternating current of 0.3 A at the voltage
up to 600 V.
These devices ﬁnd a wide application as the alternating current switches
with the insulated control. They can also be used at controlling the
more powerful thyristors or symmetrical thyristors, providing for the
galvanic decoupling of the control circuits. Small power consumption by
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the control circuit allows switching on the SITAK to the output of the
microprocessor and microcomputer. Fig. 24.14 represents an example of
connecting the SITAK device to the microprocessor for regulating the
current in the load, connected to the alternating voltage circuit of 220 V
where the maximum power reaches up to 66 W.
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Fig. 24.14. Connecting the photosymistor SITAK to the microprocessor
In the ﬁeld-eﬀect or unipolar transistors, the change of channel electric
conductivity is realized with the help of the electrical ﬁeld, being perpen-
dicular to the current direction. The electrodes connected to the leading
channel are named the drain and the source and the control electrode
is named the gate. The control voltage creating a ﬁeld in the channel
is connected between the gate and the source. In the power transistors
MOSFET, one uses the gate constructively isolated from the channel.
The structure of the transistor is shown in Fig. 24.15 a. The symbolic
notation of the transistor is shown in Fig. 24.15 b.
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Fig. 24.15. Structure and symbolic notation of the MOSFET-transistor
Similarly the bipolar junction transistor, the ﬁeld-eﬀect one has two
areas of operation: area of the linear mode and that of saturation (area
of the small drain-source resistance). In these modes, the MOSFET-
transistor behaves analogically to the bipolar one. The input and output
i-v MOSFET-transistor characteristics are given in Fig. 24.16 à, b.
Review the dynamic characteristics of the ﬁeld-eﬀect transistors at the
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Fig. 24.16. Volt-ampere characteristics of the MOSFET-transistor
switched-mode operation on the example of turn on/oﬀ processes, using
the circuit of Fig. 24.17 à.
For switching the transistor, the rectangular pulse of the voltage Uin
enters its gate. At ﬁrst, there is the circuit capacitor charge of the chain
gate-source with CGS capacity through the signal source resistor with
resistance Rsource. Until voltage on the capacity CGS does not reach the
maximum voltage Uthresh, the drain current will equal null and the drain
voltage  that of power supply E0.
As soon as the equivalent capacity CGS of the gate-source circuit charges
until the voltage U, the transistor will be in the area of saturation for
some time. In this case, the input capacity of the input transistor circuit
will abruptly increase. The voltage rise rate on the transistor gate is
decreasing inversely to the capacity Cin increase. At the increase of the
gate voltage, the drain current will be gradually increasing and the drain
voltage  decreasing. Thus, the process of charging the capacity Cin will
continue until the drain voltage decreases to the value at which the
transistor appears in the linear area. At that, the input capacity will be
equal to CGS and its charging rate will abruptly increase. As a result,
the gate voltage will be U0 at the end of transistor turning-on.
In result of turning-on, the output pulse of the drain current is delayed
relatively to the income of the control pulse for the time ton = tdel+trise.
The similar process happens at turning-oﬀ the transistor and consists of:
the time of the turning-oﬀ delay toffdelay, the time of turning-oﬀ toff ,
during which the drain current pulse is falling, and the time of output
state setting tset.
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Fig. 24.17. Circuit (a) and dynamical processes of switching the ﬁeld
transistor (b)
The bipolar junction transistors with the insulated gate (BTIG) are
made as the connections of the input unipolar (ﬁeld-eﬀect) transis-
tor with the insulated gate (FTIG) and output bipolar junction p-n-
transistor (BJT). There are many diﬀerent methods of creating such
devices, but the most widespread are the IGTB devices, which combine
the peculiarities of the ﬁeld-eﬀect transistors with the vertical channel
and the additional bipolar junction transistor.
When making the ﬁeld transistors with the insulated gate with vertical
channel, a parasitic bipolar transistor is obtained, what prevents their
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wide practical usage. The schematic sketch of such transistor is given in
Fig. 24.18 a. On this scheme the V T  is a ﬁeld-eﬀect transistor with
the insulated gate, T1  is a parasitic bipolar junction transistor, R1 
is the serial resistance of the ﬁeld-eﬀect transistor channel. The bridging
the base-emitter junction of the bipolar transistor T1 is provided by the
resistance R2, due to which the bipolar transistor is locked and does not
really inﬂuence the ﬁeld-eﬀect transistor V T operation. The output i-v
characteristics of the FTIG, given in Fig. 24.18 b are characterized by
the slope S and channel resistance R1.
The structure of the transistor IGBT is analogical to that of FTIG, but
it is supplemented with one more p-n-junction, due to which one more
p-n-p-transistor T2 has appeared in the equivalent circuit (Fig. 24.18 c).
The newly appeared structure made of two transistors T1 and T2 has
a deep internal positive feedback, because the transistor T2 collector
current inﬂuences the latter of the transistor T1 base, and the current
of the transistor T1 collector determines that of the transistor T2 base.
Provided that the transistors T1 and T2 emitter current transfer ratio
have the values α1 and α2, we will consequently ﬁnd: IC2 = IE2α2,
IC1 = IE1α1 and IE = IC1 + IC2 + IC . From the last equation, we can
determine the current of the ﬁeld-eﬀect transistor drain
IC = IE(1− α1 − α2).
Since the drain current IC of the FTIG can be determined by the slop
S and voltage UG on the gate IC = SUG, determine the current of the
IGBT transistor
IC = IE =
SUG
1− (α1 + α2) = SEUG,
where SE = S/[1 − (α1 + α2)]  is the equivalent slope of the bipolar
junction transistor with the insulated gate.
It is obvious, that at (α1 + α2) ≈ 1, the equivalent slope is noticeably
higher than that of the FTIG. One can regulate the value α1 and α2 by
changing the resistances R1 and R2 at making the transistor. Fig. 24.18 d
represents i-v characteristics of the IGBT transistor that show the sig-
niﬁcant increase of the characteristic slope in comparison to the FTIG.
The other advantage of the IGBT transistors is the signiﬁcant decrease
of the series resistance and consequently, the voltage drop decrease at the
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Fig. 24.18. The equivalent circuit of FTIG with vertical channel (a) and its
i− v characteristics (b), the equivalent circuit of the IGBT transistor (c),
and its i-v characteristics (d)
closed switch. The latter is explained by the fact that there is a bridging
of the channel R2 series resistance by two saturated transistors 1 and 2,
which are connected in series.
The conditional schematic sketch of the IGBT is given in Fig. 24.19 a.
This notation underlines its hybridity by the isolated gate being shown
as in the FTIG and the electrodes of the collector and emitter shown as
in bipolar junction transistor.
The area of the safe operation of the IGBT is similar to the FTIG one, i.e.
the area of the secondary breakdown, typical for the bipolar transistors,
is absent there. In Fig. 24.19 b one can see the area of the safe operation
(SOA) of the IGBT transistor with maximum operating voltage 1200 V
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Fig. 24.19. Schematic graphical sketch of the IGTB transistor (a) and its
area of the safe operation (b)
at the pulse duration of 10 µs, which guarantees the safety and reliability.
Since the FTIG with the induced channel is assumed as a basis of the
transistors of the IGBT type, the voltage on the gate should be more
than that of the channel formation with the values 5. . . 6 V.
The speed of IGBT operation is a little bit lower than that of the ﬁeld
eﬀect transistors, but much higher than bipolar ones. The researches
showed that for the most transistors of the IGBT type the times of
switching on and oﬀ do not exceed 0.5. . . 1.0 µs.
The development of the technology of fabricating the power semicon-
ductor elements led to the creation of the modular and integrated power
elements. In modular constructions, the transistor and the fast reverse
diode connected in parallel to it are connected as a rule, technologically.
In the integrated constructions (PIC  Power Integrated Circuit) sever-
al modules are combined, forming the power semiconductor converter.
The schematic circuits of the power semiconductor converters are given
in Fig. 24.20-24.24. At that, the one-port circuits can be realized when
only one arm, bridge monophase circuits and three-phase bridge circuits
are used. Depending on the converter purpose, the clamps of the al-
ternating current ABC can be input (left circuits Fig. 24.20-24.24), or
output (right circuits Fig. 24.20-24.24).
The given circuits of the power electronics got the wide practical applica-
tion in diﬀerent areas of engineering  in traditional power engineering,
technological and electric drive, secondary power supplies in diﬀerent
industry areas.
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b
Fig. 24.20. Bridges on the diodes
b
Fig. 24.21. Bridges on the thyristors
b
Fig. 24.22. Bridges on the GTO-thyristors
24.4. Tendencies of electronic components'
development
The wide implementation of the technological achievements of micro-
electronics into the power semiconductor instrument engineering, made
it possible to create new classes of devices. Since the traditional energet-
ic will remain the main source of the electrical energy within the next
decades, new possibilities of using the power electronics in traditional
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b
Fig. 24.23. Bridges on the MOSFET-transistors
b
Fig. 24.24. Bridges on the IGBT-transistors
energetic are still the actual issue. These possibilities open in connection
with the appearance of the energy market, severity of demands to the
electric supply quality and in connection with the growth of the number
of industries demanding the continuous power supply. As a result, the
demands to the transfer eﬃciency and electrical energy consumption are
increasing.
For the most of the new elaborations in the power engineering, there is a
need for a powerful 1÷300 MW semiconductor converter which works for
the industrial three-phase alternating current mains. Such converter has
to provide a stepless and independent control of the active and reactive
power ﬂow and doesn't have to cause the distortion of the line voltage
waveform. In other words, the converter line current has to be close to the
sinusoid and current value and phase should be controlled independently.
Modern power semiconductor devices  thyristors, GTO, IGBT allow
realize diﬀerent schematic variants of the powerful converter that have
the above stated properties.
With the appearance of the power transistors, made according to the
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MOS technologies (MOSFET and IGBT), there was a possibility to cre-
ate powerful high-eﬀective generators on their base that have the signiﬁ-
cant advantages in comparison with those built on the basis of electronic
lamps and thyristors. This new type of generators with the widened fre-
quency range from 10 kHz to 200 kHz lets change the electronic lamp
generators. The most important advantages of such generators in com-
parison with the lamp ones are higher eﬃciency, lifetime, decreasing of
the mass and dimensions.
Now the power IGBT-modules are released for the currents (10-2400) A
and commutation voltage 600, 1200, 1700, 2500 and 3300 V. They are
widely used in the adjustable technological and traction electric drive,
secondary power supplies, in metallurgy, chemistry, mechanical engineer-
ing, communication, power engineering, making it possible to create the
converters with the power of kW units to those of megawatt. Having
the best characteristics (small control power and commutation losses,
high switching speeds and stability to the overloading etc.), they have
replaced in this application areas not only the power bipolar transistors,
but the thyristors as well.
The market of the IGBT-modules is dynamically developing and with the
yearly growth of up to 30% achieved nearly half a billion dollars now.
The IGBT-modules developing is carried out and their manufacturing
for the commutation voltage of 4.5-6.5 kV already began. The whole
range of the power modules is divided into the normal IGBT-modules
and "intellectual" ones. Normal (standard) modules are released in the
one-, two-, four- and six-switched variants with (without) reverse diodes
of the fast renewal of FRD (Field Rectiﬁer Direct).
Intelligent Power Modules (IPM) ﬁrst appeared on the market in 1988.
Besides the power part of the converter circuit (bridge one- or three-
phase rectiﬁer, bridge inverter), they contain the sensors, circuits of
drivers, protection, diagnostics, power supplies etc. in the same case.
The standard IGBT-modules can be symbolically divided into 2 types:
that of the soldered construction with the insulated base and of the
clamp construction (Press-Pack). At the modern level of manufacturing
the IGBT, the maximum direct current, transmitted by one IGBT crystal
(chip), makes 100 A.
Therefore, in the power module one has to use the parallel connection of
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several (at the moment up to 24) IGBT chips. Since the IGBT have the
positive temperature factor and the modern technology of their manufac-
turing provides the small scattering of the chips parameters, the problem
of the parallel connection of even such a large number of chips is not dif-
ﬁcult. Schematically the base soldered construction of the modern power
IGBT-modules is given in Fig. 24.25.
The chips of the power semiconductor devices IGBT and FRD (7) are
soldered to the DCB-ceramics (Direct Copper Bonding), which plays the
role of the electro isolating and heat-conducting layer between the chips
and the base  heat sink. DCB-ceramics (8)  is a thin ﬂat Al2O3 
or AlN-ceramics, covered with the copper foil by the method of direct
(diﬀusive) jointing. The lower layer is solid, the upper one is in the
form of circuit board that provides the electrical connection of the power
switches, power (1) and control (2) leads.
Fig. 24.25. Soldered construction of the power IGBT-modules
The connection of the power (emitter lead for the IGBT and cathode for
the FRD) and control chips' pins with pads of the DCB-ceramics is real-
ized by the ultrasonic welding by the aluminum wire (6). DCB-ceramics
with the welded power leads and soldered and unwelded chips of IGBT
and FRD is being welded to the copper basement (9). The plastic case
(3) is glued to the copper basement, inside of which the semiconductor
chips and ceramics are protected (ﬁlled up) by the organic-silicon gel
(7), which doesn't change its mechanical and electro insulating proper-
ties at the inﬂuence of temperature, moisture and time. The layer of
the epoxy compound (5) provides the additional hardness of the module
construction.
The power leads (1) are bent over the female screw and are connected
to the converter power circuit's buses with the help of the mail screws.
The control leads (2) are connected with the driver circuit by soldering.
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For securing the reliable heat sink and high level of electrical isolation
in the multi-layer construction of the power modules of the soldered
construction with the isolated basement, one uses materials with diﬀerent
factors of thermal expansion.
For development with the high demands as to reliability and thermal,
cyclic stability, such companies as Toshiba and Hitachi proposed con-
struction of a module without a basement with the straight soldered
contact of the DCB-ceramics to the earlier nickel-plated AlSiC-cooler.
Company Semikron also uses such construction in the family of the
integrated intelligent modules SKIIP (Semikron Integrated Intelligent
Power Module), excluding the soldered layer between the cooler and
DCB-ceramics.
Together with the development of the technology of the soldered con-
struction of the power modules, the technology of the IGBT-modules
pressed construction began developing very intensely. You can see the cut
of the IGBT-module of the clamp (pressed) construction in Fig. 24.26.
Fig. 24.26. Cut of the IGBT-module of the pressed construction
The chips of the IGBT and the fast renewal diodes, divided by a sep-
arator, have pressure contacts to the collector and emitter (anode and
diode cathode) through the molybdic plates (thermal compensators).
The gates' lead is also supported by the pressure contact (probe) with the
series resistor to each IGBT chip for parasitic vibrations removal. Such
high-current module construction has more than order smaller thermal
resistance of the chip-base, (11 kcal/kW for the 1000 A module), the
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both sides cooling and high: energetic, thermal and cyclic stability on
the level of the GTO-thyristors of the pill construction (up to 100000
cycles).
The company Toshiba Semiconductor Group (Japan) manufactures the
IGBT-modules in the pill cermet construction (with the reverse diode)
 75 mm of the type ST800FXF21 (800 A/3300 V), ST1000EX21
(1000 A/2500 V) and ∅85 mm of the type ST1200FXF21 for the current
1200 A and voltage 3300 V. 15 chips IGBT (80 A/3300 V) and 6 chips
FRD (200 A/3300 V) of 15x15 mm each, are united in the last module.
For providing the discharge voltage of 3.3 kV, each chip is protected by
the isolating frame around the periphery.
IGBT-modules of the pressure construction have one more advantage be-
sides high reliability, thermal, cyclic stability, and two-side cooling with
small thermal resistance of the chip-basement: small stray lead induc-
tance (nanohenry units). At the high speeds of the current switching,
the overvoltages cannot appear on such inductance what secures the
additional high reliability of the modules operation.
Minimization of the leads internal inductance of the high-current IGBT-
modules (>800 A) is an actual task. In such modules, one has to unite
the dozens of IGBT and FRD chips. Large leads' stray output inductance
and consequently, switching edges' high overvoltages, limit the area of
the modules safe operation and decrease the reliability of their operation.
For increasing the universality, simplicity and comfort of applying the
IGBT-modules in the converter circuits, the module developers propose
several variants of the module construction with a set of switches that
have full bridge circuits in their composition. Now we can say about two
standards for the IGBT-modules with a set of switches: EconoPack and
ECONO+ (Eupec, Siemens, Semikron, Toshiba) and LoPak4, LoPak5
(ABB Semiconductors AG, Semikron). The modules of the family Åñînî
are widely used by the developers in the frequency converters of the ac
electric drives with the power of dozens of kW.
The modules LoPak4 and LoPak5 have limiting characteristics:
6×300 A/1200 V; 2×900 A/200 V; 6×225 A/1700 V and
2×675 A/1700 V. They are released in two variants: with the copper
basement and without a basement with a straight contact of the DCB-
ceramics module to the cooler. The modules have a low stray inductance
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both of the internal leads and of the external buses. The external power
buses are mounted to the bolts of the power module and are screwed.
The biggest market for the devices of the power electronic is an electric
drive. You can see a classical schematic circuit of the frequency converter
with the direct current circuit in Fig. 24.27. The input voltage enters
the bridge rectiﬁer on diodes (1), which input is protected by the excess-
voltage suppressors (8). The ﬁltering capacity of the dc bus with the
circuit of "soft" charge (9) and the bridge voltage inverter on the IGBT
(4) are connected to the rectiﬁer output. In the low and middle power
drives, one connects the braking circuit (5) to the dc bus. The converter
power part contains also the sensor of current (2) and temperature (3).
The control circuit contains the drivers (12) for controlling the inverter
and brake transistors with the protection circuits (10, 13), controller (14)
and power supply (11). Since the power circuit and a part of the control
system (drivers, sensors, and diagnostics and protection circuits) are the
same for the most applications, it is advisable to unite these elements
into one construction.
The appearance of the MOS-controlled devices, having low control pow-
ers as well as the high IGBT stability to overloading and their controlling
simplicity in the emergency states, made it possible to unite the convert-
er power parts and circuits of drivers, diagnostics and protection in one
case.
Input
Output
Fig. 24.27. Schematic circuit of the frequency converter with the direct
current chain
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The power part of the intelligent module is manufactured just as the
standard modules of soldered construction with the insulated basement.
Here one also uses the technological methods making it possible to in-
crease the reliability, thermal and cyclic stability of the modules, to de-
crease the leads' stray inductance. The intelligent part of the module is
placed on the multi-layer circuit board, mounted above the DCB-plates
with the power semiconductor chips.
With the help of this technology such companies as Fuji, Mitsubishi,
Toshiba manufacture the whole spectrum of the intelligent power mod-
ules  IPM for 300 A/1200 V in the form of two switches and
100 A/1200 V (one switch), in the sixth- and seven-switches form. The
schematic circuit of these modules is given in Fig. 24.28.
In the role of the driver circuits one uses the high-voltage power integrat-
ed circuits that besides the control pulses forming to the gates of IGBT
(5) also provide the functions of power switches' protection from the
current overload (OC  Over Current)  (6), including the short circuit
(SC  Short Current)  (7), overheating protection (OT  Over Tem-
perature)  (9), from the damage (inadmissible decrease) of the drivers
supply voltage (UV  Under Voltage)  (8). In the separate IPM, there
are the following added features: control signals' (3) and drivers sup-
ply's (2) galvanic decoupling. In the generations to come, it is planned
to include also the controller (1) into the IPM construction.
The power IGBT-modules occupied the dominant position on the market
of the power electronics for practically all kinds of the converting equip-
ment with the power from kilo- to mega-volt-amperes. The developers
and manufacturers of the power IGBT-modules are working for mod-
ernization of the modules of the soldered construction in order to make
their electric characteristics better, to raise the limiting parameters and
to increase the reliability and thermal, cyclic stability at decreasing the
price.
This goal is being achieved by the usage of new materials and technolo-
gies of composing the modules with thin Al2O3 and Al DCB-ceramics
substrates' application, by implementing the module construction with-
out a copper basement and with that, made of the matrix composition-
al materials, new module constructions with leads of small inductance,
development of the special module constructions with the integrated liq-
uid cooling, development of the new IGBT-modules' cases providing the
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Fig. 24.28. Schematic circuit of the power module IPM
maximum simplicity and comfort of their usage in the converting equip-
ment.
Together with the development of technologies of the soldered construc-
tion of the modules with the isolated basement, in the last years we can
see the intensive development of technology of the IGBT-modules pres-
sure construction, which have two-side cooling, leads' low inductance,
high reliability and energetic, thermal and cyclic stability.
The main line of the power electronics development is the system inte-
gration, i.e. providing the user with the intelligent power module and in
the future  with the integrated converting equipment. Today MOSFET
and IGBT power integrated circuits and modules, including the intelli-
gent IPM, practically replace the thyristors and bipolar junction transis-
tors used before, from all spheres of usage, since at the same switching
currents and voltages they have much lower control power and switching
time as well as more wide area of safe operation and higher conversion
frequencies.
Due to forecasts, the IGBT will fully replace the bipolar transistors
(BJT) and fully controlled thyristors (GTO) in the converting equip-
ment with the power up to mega-volt-ampere units. In the area of low
powers (in the low-voltage converters) MOSFET will be the leader and
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in the area of signiﬁcant powers  GTO.
RESUME
It is necessary to understand It should be memorized
1. PVS functions in a multichannel
switched mode power supply.
2. Controlled voltage converter
functions in a circuit of multichan-
nel switched mode power supplies.
3. How is voltage stabilization re-
alized with the help of voltage con-
verter?
4. Factors to be taken into account
when developing the switched
power supply.
5. How calculate the limiting resis-
tor resistance.
6. What does output voltage of
SVC with diode reverse connection
depend on?
7. Peculiarities of the voltage con-
verter with self-excitation.
8. Peculiarities of the voltage con-
verter with external excitation.
9. Peculiarities of push-pull voltage
converter with middle point.
10. Peculiarities of the bridge, half-
bridge voltage converters.
1. Block diagrams of multichannel
switched power supplies.
2. The ways of limitation of pulse
charging current amplitude of ca-
pacitor at supply turn-on.
3. Components of SVS.
4. SVS circuit of reducing type.
5. SVS operation principle.
6. How the output SVS voltage is
controlled.
7. SVC scheme operation with di-
rect, reverse diode connection.
8. Scheme types of push-pull volt-
age converters.
9. Reducing switched voltage con-
troller's principle of operation.
10. Advantages of push-pull con-
verters over single-step ones.
You should to be able:
1. Name the advantages and lacks of traditional methods of power sup-
plies construction.
2. Name the advantages and lacks of continuous stabilizers.
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3. Name advantages and lacks of switched mode power supplies.
4. Explain switched voltage stabilizer operation principle.
5. Explain controlled push-pull voltage converter's operation principle.
6. Adduce the SVC scheme with direct diode connection.
7. Determine diﬀerence between single-step and push-pull converters.
8. Describe the operation of SVC scheme with direct diode connection.
9. Distinguish the voltage converter types by the operation principle.
10. Know what stipulates the output voltage's time parameters in the
voltage converters.
11. Know application ﬁeld of push-pull voltage converter with a middle
point with self-excitation.
12. Call application ﬁeld of bridge and half-bridge schemes of push-pull
voltage converter.
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CHAPTER 25 CONTROL SYSTEMS OF
ENERGY BEAM PROCESSING PLANTS'
COMPLEX
Foreword
At the last two-three decades, the energy beam processing plants are
high developing and are mastered by the industry. It is stipulated by
the fact, that energy beam processing plants' application allows to make
eﬃciently constitution, structure, geometry local changing of the work
pieces, to dose and to control the radiation ﬂux quantity and constitution
at the high energy density and ﬂowing processes' frequency. Therefore,
these plants have ﬁrm positions in the metal welding, heat cutting, fus-
ing and ﬁning, work piece surfaces behavior changing, thin-ﬁlm coating
deposition, thicker layers welding etc.
These plants' further development and integrated automation is a main
task of the scientiﬁc and technical advance in the production ﬁeld.
For the beam processing plants' integrated automation, ﬁrst of all au-
tomated energy complexes, superposed of controlled secondary power
supplies (SPS), directly inﬂuencing technological process' running have
to be created. These SPS parameters are controlled by the signals from
plant sensors and by control systems signals on the base of programs,
mastering piece's process conditions. This approach to the automation
problem solving is practical, because allows to come to the controlling
systems' designing and beam processing plants' energy-supply.
Power converters and controlling systems, separate SPS and plants' en-
ergy complexes for welding and dimensional processing; for electron and
ion lithography; for ion implantation; for laser processing are described
in this textbook. SPS electrical drives' controlling systems are separately
described; they are used in all processing plants. A special attention is
paid to the controlling systems, made with microprocessor technology
application.
25.1 General provisions on control systems
One of the reasons of the energy beam processing plants' wide appli-
cation is current transition from separate processing operations' partial
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automation to processing' integrated automation. Incremental volume
and continuously increasing problems' complexity of complex automa-
tion demand a creation and introduction of the technically complete
processing plants, supplied with automatic controlling systems on digital
computers (DC) base, combining controlling and management functions
of technological process, to be solved.
What are the control systems? Control system (CS) is a regulary and or-
dered group of acquisition, processing, information transmission devices
and those of controlling signals and instructions forming.
Controlling systems can be classiﬁed by diﬀerent attributes, such as de-
gree of automation, structure and input action character, types of signals,
which they operate with, perfection degree and functional performance
capabilities, cooperation degree of operator with controlling computing
means of CS.
By degree of automation CS are divided on automatic and automated.
In automatic CS information receiving, converting and transmitting, di-
rectives' forming and their application for controlling process inﬂuence
is made without operator's participation, automatically.
A part of the functions listed, in automated CS are made automatically,
another part  with human participation. Once automated CS according
to a speciﬁc character of their use are called man-machine, dialogue,
supervisory systems.
By structure CS are divided in multilevel (hierarchical) and one-level
that in turn have centralized, decentralized or compound structures. The
multilevel CS is a complex of subsystem with diﬀerent ranks and levels.
For example, the simplest two-level CS includes two subsystems of the
ﬁrst and the second level, where subsystem of the second (lower) level is
usually compelled to the subsystem of the ﬁrst (upper) level. Multilevel
CS is so built, that subsystem's or its part fault will not always cause the
whole system's fault. One-level system can be presented as a multilayer
system that includes only one subsystem.
In the centralized structure, all the information about the controlled ob-
ject is proceed in one CS, where it is processed and control actions are
formed, that change properly controlled object's condition. Upper level
subsystem that controls lower level (hierarchical) subsystem is a central
link in the studied two-level CS with centralized control. Multilevel sys-
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tems are the most perspective by the integrated automation. However,
the centralized structure's imperfection is a diﬃculty to process infor-
mation rapid and eﬀective, control actions' forming delay, unreliability
when the redundancy absence. These CS are usually supplied with their
computing equipment, working self-regulating.
The compound systems are more ﬂexible and combine centralized and
decentralized CS advantages.
By input action character, the ÑS can be divided into next systems:
stabilization, where input action is a constant magnitude, independent
on time, as a task signal; follow-up systems, where set information is
a time arbitrary function and is deﬁned by sensor's signals; program
control, where input signals are set function of time and change by the
program.
By the handled signals' types, ÑS are divided into analog, digital and
combined. Digital CS in turn is divided into digital with ﬁxed and
programmable logic. The last ones are the microprocessor control sys-
tems (MPCS). Program (soft) control systems are divided into two main
groups: cyclic and with digital control.
Cyclic system of program control (CSPC) is characterized by full or part
programming of the energy beam processing plant's cycle and speciﬁed
article processing mode. For example, in plants with CSPC, move control
of the coordinate table, on which processed article is ﬁxed, is made by
the simplest devices, using master cams, alignment positioning stops and
jaws. Control program in CSPC can be input from perforated tape or
printed with the help of the switches. These systems were used in the
ﬁrst generation plants and are used in modern special-purpose devices
that do not need a qualiﬁed service. They have a bigger eﬃciency, then
general-purpose beam plants. However, beam plants with CSPC have
limited technical capabilities, need much time for program re-debug to
the new processing articles' type.
In the systems with digital program control, all the information about
article's work and process conditions is presented as a set of letters and
ﬁgures, put in coded form, for example, in alphanumeric code on a pro-
gram medium.
By perfection degree and functional performance capabilities ÑS can by
divided into the types: with input from outside program, inﬂuencing CS,
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made on the elements with the ﬁxed logical connections; with the ﬁxed
program, set by producer in LSI memory, applied in CS; with manual
CS programming from the MPD keyboard or from DC terminal, using
when needed the external memory on ﬂoppy disks and display to reﬂect
information when working in dialogue mode; with the program, entered
into CS by control DC or by CS of higher level.
By cooperation degree between operator and controlling computing means,
belonging to CS, we can separate next operating regimes: "data acquisi-
tion"; "operator adviser"; automated control system, automatic digital
control.
In "data acquisition" and "operator adviser" modes, CS are open. At
"data acquisition" mode, CS measures technologic process or plant's
parameters, interesting to operator, calculates and converts the infor-
mation and indicates it on display (prints on printer) in a form, suitable
to man's perception, also stores the information in resident or external
memory.
"Data acquisition" mode does not inﬂuence the process. CS operating
regime is set by operator manually. Main aim of the "data acquisition"
mode is to study the process in diﬀerent conditions, in the issue there
is a possibility to build or to deﬁne more exactly the technical process'
mathematical model. "Data acquisition" mode is also used in automatic
control's complex systems as a ﬁrst step of manufacturing situation's
analysis and process model's correction and is often input as one of CS
problems.
"Operator adviser" mode diﬀers from "data acquisition", by controlling
ÑS DC calculating controlling inﬂuences, needed to approach process
mode to the optimal, prints controlling inﬂuence values and makes an
indication. The operator takes into account or ignores the promptings,
on the grounds of its own experience. In this mode, DC signalize about
emergency possibility.
In DC automatic control mode, ÑS works in closed circuit. All regula-
tors' setting are made by CS. Operator's functions are only to observe.
His participation is needed only in emergency cases. In this mode, regu-
lation by much more parameter's number can be accounted and made,
than in "operator adviser" mode, as limitations, connected with man
participation in controlling are impossible here.
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MPD operates without man's participation in real time in automatic
digital control mode.
The generalized block diagram of modern beam processing plant's
control (Fig. 25.1) includes automatic monitoring and control system
(SAMC) making information acquisition, processing, display and con-
trol commands' forming, and CS with separate set devices, inﬂuencing
controlling objects by regulating and actuating devices in compliance
with these commands.
Fig. 25.1. Generalized block diagram of control system of modern
beam processing plant
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Control systems of the processing plant are on the lower hierarchical lev-
el then SAMC and realize in fact SAMC conjugation functions includ-
ing controlling DC, with regulating and actuating devices, inﬂuencing
the controlling objects. The electron, electromagnetic and semiconductor
electrical energy parameters' converters are used as regulating devices.
The regulating devices inﬂuence beam's energetic and geometrical pa-
rameters and its space position. The electron, ion, laser rays, electrical
drives' engines and other devices, taking part in technological process
running can be actuating devices.
Technological setup's control objects are  the processed article, coordi-
nate tables (robots and manipulators), reproducing required movements
of the processed articles and materials; the electron and ion guns (injec-
tors), quantum oscillators.
The information about technologic process conditions, regulating and
actuating devices and control systems of separate devices with the help
of diﬀerent sensors is entered SAMC, on which output there is a system
of information representation to operator (Fig. 25.1). The technologi-
cal process parameters can be controlled manually by the operator or
automatically with the help of the SAMC signals, on which input the
program from accumulator or from the system of higher hierarchic level
is entered.
It should be noted, that modern beam processing plants except the main
control DC could include self-regulating microcomputer or other micro-
processor equipment forming CS. At that, CS computing units are on
the lower hierarchy, compared to controlling DC. These two-level system,
for example with microcomputer on the upper control level and with mi-
croprocessor device (MPD) on the lower level, allow to use computing
complexes hard and soft abilities more eﬃciently, to increase plant ef-
ﬁciency, to reduce time for new technological operations preparation,
exploitation costs, to increase CS operation reliability.
The beam processing plants with multilevel control systems can be auto-
matic and automated. In the automatic plants, all the operations needed
to make a technological cycle of beam processing are automated, includ-
ing the article's quality control, process certiﬁcation, processed article's
loading and return. In the automated beam plants, the listed functions
are made partly with people-operators' participation.
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The automatic beam plants, supplied with dedicated robots can be done
as a ﬂexible manufacturing module that can imbed in higher-level sys-
tem. When complex automating, the ﬂexible manufacturing modules are
united into the ﬂexible manufacturing systems, areas, manufactures that
function in automatic or automated mode during the set period. The
highest level of integrated automation is a creation of programmable
manufacturing with unmanned technology use on the ﬂexible manufac-
turing systems and areas base. For the unmanned manufacture func-
tioning during long time, for example, shift the adaptive and robotized
systems, diagnostic chains and all equipment's high operating reliability
are needed.
The beam plant's technological process parameters can be controlled by
adjustment of SPS parameters' set providing formation, regulation by
the electron, ion beam deﬂection, electromagnetic radiation ﬂux and also
the relative processing material and working beam's displacements. In its
turn, the SPS includes power parts, that are semiconductor converters
(C) of electrical energy's parameters and C controlling system, on which
inputs the stimulus are coming.
In view of this, the generalized scheme in Fig. 25.1 can be seen as an
automated power complex (APC) of the beam processing plant as well.
The SPS are circled by line dotted in Fig. 25.1 and include two functional
units: CS with the regulating and actuating devices.
Therefore, later the processing plants' control systems we'll study as
their energy complexes' (EC) control systems.
25.2 Standard block diagrams of the beam processing
plants power complexes' control
The plants, using the electron, ion or laser beams as an instrument are
applied depending on particular ﬂow process technological demands. In
spite of huge setups' variety, the technological plants, using particular
beam type, include the one-type accessory and primary devices. Thus,
the electron-beam units include the control and manager system, electron
gun (injector), device for electron beam forming, focusing and deﬂection,
driving mechanisms, vacuum equipment and others. The ion technolog-
ical plants include similar devices, characterized by their singularities.
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The electron (ion) plants handle with pencil electron (ion) beam, as well
as with collimated beam. For example, lithography beam devices are
supplied either with strongly focused probe, bending in line with the set
drawing by electric and magnetic ﬁelds according the computer program,
or with collimated beam with drawing simultaneous carry from a shield
or mask. The operation peculiarities of the electron and ion technological
devices are given in more detail in literature.
Since the electron and ion technological plants contain one-type devices,
we'll study their structure on the electron beam unit's example.
The electric power supply and control typical block scheme of the modern
electron-beam technological unit is shown in Fig. 25.2. Chart includes
automatic check and control system with computing devices 1, the añac-
cessory and primary ones, supporting unit functioning. Microcomputer
or specialized calculators, constructed on a microprocessor set base can
be used as controlling computing devices. The devices, meant for elec-
tron beam forming, its parameters' control and for processing articles'
or injector's movement are referred to the main devices. The main de-
vices are: the electron gun 2 and a number of secondary power-supplies
(SPS), meant for accelerating potential 3 forming, for cathode 4 heating
and bombardment, for focusing 5, deﬂecting 6, for beam current's set-
ting 7 systems, for moving mechanism's controlled electric drive 8. The
accessories are monitoring, vacuum quality 9 controlling devices etc.
All the applied SPS, the electrical drives' and accessories' supply in-
cluding, form the plant's power complex (PC). The laser technological
plants' power complexes diﬀer from those of the electron and ion plants,
but they include many similar devices. They are ﬁrst, the automatic
monitoring and controlling systems, SPS of moving mechanism's drive,
high-voltage SPS assembly units, etc.
The laser technological plant' electric power supply and control with
gas-discharge chamber typical block diagram is shown in Fig. 25.3. Laser
setup's parameters control and management are made by controlling sys-
tem 5. It forms controlling actions subject to feedbacks to the system
3 controlling the high-voltage power supply 7 with beam output power
sensor 13; systems' electrical drives 4 of focusing 9 and polarization 12
of gas chamber's 8 radiation; gas regenerating 10, cooling and fast gas
pumping 11 systems' electrical drives 6; laser beam's 14 and coordinate
table's 18 moving device electric drives 1; focusing 15 and beam pointing
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Fig. 25.2 Typical power supply and control block diagram of electron-beam
processing plant:
1  computing means; 2  electron gun;
3  accelerating voltage source; 4  cathode;
5, 6, 7  systems of focusing, deﬂection, beam current setting
correspondingly;
8  drivers' electric drives; 9  vacuum;
10  multichanel SPS of control, check and computers circuits;
11  cathode with heat;
12, 13, 15  controlling, accelerating, focusing electrodes;
14  deﬂection coils; 16  secondary electrons probe;
17  processed product; 18  coordinate table
16 on processing article 17 systems' electrical drives 2. Beam process-
ing plants' operation quality mostly depends on the power complexes'
SPS output parameters. Therefore, plant can be controlled in the ﬁrst
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approximation by its power complex SPS parameters' regulation.
Fig. 25.3 Typical power supply and control block diagram of laser plant
Modern process plants are supplied with automated power complex-
es (APC). Generally, AEC control includes the next main operations:
connection-up (disconnection) of power complex's main and auxiliary
SPS to the circuit feeder by certain algorithm; setting the output SPS
parameters' conﬁguration; output SPS parameters' regulation and sta-
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bilization while articles are processed according to technological process
demands; SPS and gun units' operating modes assignment to support
preset processing quality; protection, technological setup elements' mal-
function diagnosis' functions running; special adapted algorithms of PC's
blocks controlling; communications dialog mode between blocks' embed-
ded microprocessors and central computer realization.
Automated electron-beam plant for welding and dimensional processing.
The automated plant's schematic circuit for little and middle-size ar-
ticles' electron-beam welding and dimensional processing is shown in
Fig. 25.4. The electron-bean plant includes the technological vacuum
chamber 1; the air lock chamber 2; the electron gun's electrostatic part
3; systems 4, 5, focusing and bending the electron beam 6 in a longi-
tudinal direction 7 or in broadside direction 8 to the welded article's
butt 9; the coordinate table 10, connected cinematically to the moving
mechanism's electrical drive, with speed 11 and location sensors 12. The
article's load (unload) in technological air lock chamber is made by the
facilities for details' 13 and 14 displacement through the door's valves
15 and 16, with detail's availability in chamber being registered by posi-
tion sensors 17. . . 19. Sensors 20. . . 24 control a vacuum. Sensors 21. . . 23
form digital signals on fore and high vacuum corresponding availability,
and sensor 24 gives a signal when slow vacuum changing in emergency.
Valve 25 isolates the radiator area from the technological vacuum cham-
ber; vacuum systems 26. . . 28 provide an evacuation in the technologic,
air lock chambers and electron irradiator 3. High-voltage cables connect
the radiator with the stabilized accelerating voltage source, heating and
cathode bombarding 29 SPS and with modulating voltage controlling
block 30.
The plant is operating as follows: when plant switching on, the control-
ling system 36 tests itself, necessary information about article processing
conditions is input. If detail goes on its initial position, the position sen-
sor 17 gives a signal to controlling system 36, that works out a command
to open valve 16 of air lock chamber 2 and turn on driving mechanism
H to move detail toward the chamber. System 36 switches driving mech-
anism oﬀ, when detail is installed on speciﬁed distance from the sensor
18. Locking door 16 is shouted, vacuum systems 26, 27 are switched
on after this. After necessary vacuum is installed, signal is formed by
sensor 20 and system 36 commands to open door 15 and to switch on
driving mechanism 13, that moves an article toward welding chamber 1.
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Fig. 25.4 Schematic circuit of automated plant for electron-beam welding
and dimension processing
When processed article is installed at active position, sensor 19 forms a
signal to close door 15. Sensors 21. . . 23, register low and high vacuum.
When suﬃcient high vacuum is installed, signals from system 36 enter
the electrical drive that opens valve 25. System 36 forms after this the
signals, controlling coordinate table 10 movements, moving to "zero po-
sition" according to speed and "zero position" 12 ﬁxing sensors' signals.
Then controlling system 36 forms signals, inﬂuencing heating and elec-
tron gun's cathode bombing SPS 29; simulative voltage 30 control unit;
controlled constant focus current supply 31; functional deﬂecting cur-
rents' generator 32; electrical drive 33, supplying electron gun 3 moves.
Processed detail's 9 program "beam and joint alignment operation" be-
gins to function simultaneously. The program working based on the fact,
that system 36 receives information about electron beam 6 alignment op-
eration with welding joint with the help of secondary charged particles'
34 collector (sensor) and controlling pulses' former 35 while beam cross-
cut scanning throughout the moving detail's joint. The system 36 pro-
cesses received information and forms run command in electrical drive's
33 moves, switched oﬀ by necessary alignment accuracy.
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Then program "welding" is executed. There being controlled, according
to chosen mode: beam current, focusing system 4 programmable source's
current; programmable source's currents of deﬂecting by speciﬁed low
system; coordinate table 10 working movements' speeds; vacuum is con-
trolled if it is slowly changed with sensor's 24 help; SPS heating and
cathode bombing currents. Program "emergency situation" is execut-
ed by one of' discrepancy higher accepted value of the plant controlled
parameters.
After detail welding, program cosmetic joint is executed if needed; de-
tail is processed the same way, as by previous program, but with other
beam parameters. After ﬁnishing, it returns on position 17, and new
detail processing cycle is repeated.
The plant automation provides joint's quality rise at the expense of:
welding process parameters' accurate alignment and keeping in restrict-
ed limits at previously matched mode; close to optimal processing joint
start and end mode; few process parameters' simultaneous changing op-
portunity by article's diﬀerent conﬁguration and materials. At that, plant
eﬃciency being managed to increase because of manual operations' and
operator decision making time decreasing; ability to run complex techni-
cal process on high speeds; plant reset and emergency repair works' time
decreasing. Microprocessor system use for controlling allows increase con-
trolling system's reliability; to gain executing technological modes' and
receiving information processing algorithms' gentle reset and reprogram-
ming; to control operator's work; to switch controlling system to the site,
shop or factory's control systems (of higher level).
Automated processing plant for ion implantation. The modern implanter
schematic circuit is shown in Fig. 25.5. Ion beam 47 is generated by ion
source, which work is based on ions extraction from gaseous discharge
plasma between heated cathode 1 and anode 2. The emitted electrons
from cathode 1 oscillate in magnetic ﬁeld, created by solenoid mag-
net 3 under the action of electrical ﬁeld between two front electrodes
4 and cylindrical anode 2; with magnetic ﬁeld entrapping the ions in
ion source's paraxial part. Ioinizable gas or ionizable substance's fumes
5 come from the chamber 6 with the heater 7 by pipeline 8 or from the
bulb 9 with valve 10 and latch 11. The ion source construction is made
so, that gaseous discharge's plasma density has been maximum near ex-
tractive hole, done in one of ion source's face electrodes 4. This electrode
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is under a high positive potential, created by ions' accelerating poten-
tial source 26. The ions, located on plasma border in electrode's extract
hole will stretch by the accelerating ﬁeld between face 4 and grounded
12 electrodes. Electrode 13 serves to suppress the secondary electrons
current that move in opposite direction.
Fig. 25.5 Schematic circuit of automated ionic implantate
Electrostatic lens 14 forms a beam with speciﬁed annular divergence,
which is needed to optimize operating mode and to implement implanter
ion current maximum density. Received ions are analyzed (sorted) by
masses with electromagnet 15 cross-magnetic ﬁeld. Ions pass through the
electromagnet's air gap and are sorted depending on their charge q quo-
tient to mass m. Ions with set q/m quatient get in the diaphragm hole.
Then they go in scanning systems' 16, 17 two mutually perpendicular
deﬂecting electrical ﬁelds' zone. To provide ion beam's accessory accel-
eration in implanter, the system is used, realized due to the segmented
electrodes 18 and high-voltage SPS 27. Thus the electrons, gained neces-
sary two high-voltage SPS 26 and 27 sum energy, bomb the specimen 19,
placed on moving carrier 21, that is meant to fasten the specimens and
uniformly mechanically move them with the help of electrical drive 22.
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Faraday cup 23 with secondary electrons' magnetic return is connected
through the current integrator 24 to the meter 25. The electrode 20 and
SPS 41 serve to electrons' secondary emission suppression. The accelerat-
ing voltage source 26 and accessory acceleration 27 SPS are the stabilized
converters of alternating voltage into the direct-current high-voltage of
power to 1-2 kW. Voltage divider 29 dispenses potentials on accessory
acceleration system's electrodes 18. The important device's part is high-
voltage vacuum-tight insulators 28. Earth 30 should be diﬀerenced from
the conventional earths 31, 32 in circuit (the last together with proper
junctions, enclosed with dotted line in scheme, are under the high po-
tential relative to the earth 30). Therefore, it is necessary to use galvanic
decoupling chains 44 to transmit and receive measuring and controlling
signals of the proper sensors and SPS. High-voltage SPS 33 is meant to
suppress the electrode's 13 secondary electrons. Secondary electric power
supply 34 is a constant current power supply of the analyzing electromag-
net, which is demanded to soft regulate the high currents (to hundreds of
amperes), output stage's parallel working transistors current protection;
supply's controlling systems' protection from over potential, originating
by electromagnet's harsh current break and by discharge eﬀects at vac-
uum breakdown. Similar requirements are made to electromagnet's less
powerful direct current supply 35. The valve 10 electrical drive 36 is
under high potential and includes low-voltage actuating part 36'. In the
same way, the other devices' low-voltage parts are denoted with ﬁgures
with "dashes", that are decoupled with photon-coupled, electromagnetic
and others circuit from their high-potential parts.
The secondary supply sources 37, 38, 39, 40, 42, 43 are meant to
evaporable and ionized substance heater, cathode heating, arc discharge
through the ballast resistance 45; for ion beam's, carrier electrical drive's,
electrostatic lens's electrostatic deﬂection (scanning).
Ion implanter controlling and driving is made by system 46.
Data number, which implanter subsystem receives and transmits to con-
trolling system demands high-production and fast data processing, all
subsystems' high reliability, controlling system's fast disconnection when
ﬁnding malfunction in its work to avoid the technological defects. The
implantation parameters print, required mode parameters' data protec-
tion, controlling system connection to a high-rank computer is often
foreseen.
676
Units for electron and ion lithography. Dimension decreasing and semi-
conductor integrated circuits' density increasing tendency caused a ne-
cessity to introduce new lithography methods, as mainly used until
now method for microelectronic structures conﬁguration microengraving
(photolithographic processing) doesn't allow in theory to run elements'
reached density further increasing. The electrons and ions use instead
of light waves allow over-passing diﬀraction limitations of the IC com-
ponents' dimension reducing. The electron and ion lithography concept
is similar to the photolithographic processing. The local illumination of
polymer ﬁlm, sensitive to electrons or ions, covering the oxidized or met-
alized semiconductor plate, changes the resolvability in exposed areas.
After this hidden image appears, then ones (exposed) areas of polymer
ﬁlm are completely etched, others stay in the same way. Received relief
on specimen surface is usually steady to chemical and ion etches, to ion
implantation. Therefore, the electrons and ions locally aﬀect specimen's
inner layers through the surface relief. If irradiated areas are removed
after development, then sensible to the electrons and ions material (elec-
tron or ion resist) is called positive, they say about the negative resist
and image on the contrary.
The electron (ion) exposure is made in two ways. The ﬁrst exposure
method is made by thin cone beam point by point (in series) in scanning
type plants. This electron plant's block scheme is shown in Fig. 25.6. The
semiconductor plate 1, covered with electron resist 2, is located on the
lithographer's coordinate (working) table 3. Device's standard scheme is
similar to a scanning microscope's scheme. The plant's energy complex
includes SPS, forming high-voltage accelerating voltage, heating voltage
Uheat, the ﬁrst and second focusing condensers' currents IfocI , IfocII ,
stigmator current Istigm, deﬂecting system's currents Idefl,X,Y , blanking
voltage Ublank (beam blanking), coordinate table electric drives' voltage
Udrive.
The electron beam is used in this device to both deﬁne processed plate
accurate position and writing (exposure) the electron resist. Special pro-
gram is used for this, by which the controlling system processes signals
from the secondary electrons' sensors, received by the electron beam
scanning throughout the processed plate surface.
The second writing method is the projecting of all the exposed image's
points at one time (image parallel writing). Electron writing plants, us-
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Fig. 25.6 Block diagram of the electron-beam lithograph: 1  semiconductor
system; 2  electron resist; 3  coordinate table; 4  cathode; 5  ﬁrst
condenser; 6  aperture (diaphragm); 7  electrodes for beam blanking
(suppression); 8  stigmator; 9  second condenser; 10  deﬂection system
electrodes
ing this method, are called the projective type ones. Drawing's electron
image is created in these plants with a shield, emitting the electrons on
areas, where electron resist has to write. For that mask (shield) is com-
posed from clear to ultraviolet radiation base, on which unclear layer is
laid (from chrome, titanium oxide or gold). After this the image, nec-
essary to process this operation in ICs production is micro-engraved
by nanolithography (for example, electron lithography with scanning
beam). At last, the mask is covered with thin layer of 4050 A◦ (for
example, palladium, gold or cesium iodide ﬁlm), photo emitting when
show through. The mask, produced in this way is located in longitudi-
nal electrical and magnet ﬁelds; created with it the electron image is
projected on the processing plate, placed at some distance. At that, the
automated controlling system fulﬁlls the image accurate adjustment rel-
ative to drawings, made on the IC upper layers. The reference marks are
used for that purpose that is an oxide's thin layer, covered with metal
electrode. Controlling signal, coming from the controlling system to the
deﬂecting coils, makes the whole drawing together with its parts, corre-
sponding to the reference mark conﬁguration on silicon bar surface to
execute the longitudinal and crosscut oscillations. Signal, received in cir-
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cuit metal electrode  silicon plate, due to conductivity, stipulated by the
electrons, penetrating through the silicon oxide thinner ﬁlm on the plate
surface in the reference mark areas, are used to deﬁne this reference
mark's coordinates, hence, plate's coordinates. The controlling system
corrects the information about exposed drawing's elements coordinates
so, that they coincided with earlier putted drawing's location.
To increase the electron lithography plants' capacity, parallel writing of
drawing's elements with variably proﬁled electron beam method is used
(Fig. 25.7). The beam's proﬁle is deﬁned when it passes through two
cutting diaphragms. Received proﬁle of beam's cross-section is decreased
by beam's focusing and is directed by beam-deﬂection systems in exposed
drawing's areas. The whole drawing is synthesized gradually from beam's
crosscut according proﬁles using the beam-controlling system, similar to
the scanning system.
Deﬂection maximum length, bounding the screen size, under the assump-
tion of astigmatism correction and beam focusing at big deﬂection and
not very high beam's current densities is about (2−3)·104 of beam's aper-
ture value on the article surface. Therefore, LSI or VLSI drawings are
exposed by coordinate table combined moving and by beam deﬂection.
High eﬃciency is limited with current change speed in electromagnet-
ic deﬂection coils. Therefore, the deﬂection is made by two systems in
modern electron lithography plants.
Slow deﬂection, but with more amplitude is made by electromagnetic de-
ﬂecting systems, while the fast deﬂections with small amplitude (because
of aberrational limiting) are made by the electrostatic systems.
At last, modern electron lithography plant's electron-optical column in-
cludes fast beam's deﬂecting system, passing through the diaphragm
(position 6 in Fig. 25.6). This system, called blanking, executes the fast
beam "blanking".
The integrated circuits, set on silicon surface area about 6.3x6.3 mm2
are exposed by the separate subﬁeld because of maximum drawing's area
limiting, that can be exposed in scanning systems.
Separate subﬁelds' drawings, exposed after coordinate table mechanical
moving, accurate connection demands a precise deﬁnition of the plate lo-
cation coordinates with the help of reference marks. The reference marks
on semiconductor plate are drawn for its location accurate deﬁnition at
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Fig. 25.7 Receipt of electron alternating-proﬁle beam with the help of two
beam-limiting apertures
start setup on coordinate table, for the elements' next line or column on
the plate writing on the integrated circuit.
The coordinate table location's deﬁnition supposes the laser interfer-
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ometers' application. Table movement's straightness and orthogonally
corrections are also deﬁned with their help, using the reference mark,
executed on the coordinate table. At that, the required reference marks'
number on bar decreases.
Circuits of electron and ion gun secondary power supplies. The electronic
and ionic plants for dimensional processing, lithography and microweld-
ing of details of electronic engineering, radio electronics, exact mechanics
contain PC (power complex) with SPS, which parameters should provide
the highest stability and reproducibility of the electronic beam parame-
ters at the maximal density of its capacity. It is reached by use of guns
with high accelerating voltage 60. . . 200 kV in a combination with the
controlled (stabilized) power supplies with a low ripple factor.
At ionic and electronic beams power 0,03. . . 0,6 keV, the various acceler-
ating voltage sources executed under the block diagram (by Tab. 25.1,
5) with lamp generators of sine wave ﬂuctuations which operating fre-
quency exceeds 100 kHz, instead of the controlled inverters CI are used.
The rectiﬁer R2 stage number with voltage multiplication varies from
4 up to 15, depending on required voltage value. Heats of diodes are
powered from the separate isolating transformers. The voltage ripples
are smoothed out with the U-type capacitive ﬁlter, and stabilization is
carried out by a feedback signal by regulating the amplitude of the gen-
erator ﬂuctuations.
High-frequency dynamotor (electric machine) converters are applied in
the high-voltage power supplies for precision welding with power of
1. . . 3 kW. Smooth regulation and stabilization of an accelerating voltage
in these sources is carried out with the help of a generator ﬁeld coil. A
drive (ﬁeld) current controller contains the adjusting links preventing the
accelerating voltage ﬂuctuations and maximal current protection. Devel-
opment by the industry of powerful high-voltage transistors production
stimulated the power supplies development with line high-frequency in-
verters. The achieved results and prospects of the equipment quality
imperfection with power frequency conversion allow to hope, that in the
nearest future such sources will receive primary development in a loading
power range from hundreds watt up to tens kilowatt. Block diagrams of
such SPS are shown in Tab. 25, 4, 5).
Schematic circuit of the full-scale plant for precision welding by power
of 15 kW with power complex, which SPS are executed with intermedi-
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ate supply frequency conversion, is given in Fig. 25.7. The line voltage
through the switching equipment 1 enters the three-phase SPS rectiﬁer
bridge with LC-ﬁlter 2. The rectiﬁed voltage is connected to the inputs
of three SPS, executed according to the block diagram of Tab. 25.1, 4 on
the basis of direct voltage pulse controllers (DVPC). Power DVPC 4 and
that of control circuits 5, with gun parameters stabilize their channels
output voltages subject to voltages drops on the circuit elements. DVPC
6 of heat circuits adjusts the heater current according to a signal taken
oﬀ the current sensor of electronic bombardment 18 or heat current at
use of a gun with a direct heating cathode. The direct voltage formed by
DVPC, are converted to the alternating high-frequency ones by the pow-
er 9, heating 7 inverters and that of a control circuit 8. These voltages
through high potential transformers of heat 10, the electronic bombard-
ment 11 and the high-voltage power transformer 13 are connected to the
inputs of corresponding rectiﬁers 14; 15; 16. The rectiﬁed and ﬁltered
voltage act on the corresponding electrodes of the electron beam gun
17. Service voltages for the high potential part of the electronic beam
current controller 19 are applied through the isolating transformer 12.
The control signal enters from the low-voltage22 part output on the high
potential one of the beam current regulator 19 through the optoelectronic
channel. The circuits on the basis of direct current ampliﬁers and digital-
to-analog converters (see Tab. 25.1, 7) are used as programmable current
sources (PCS) of the focusing and beam deﬂection systems. Output am-
pliﬁers of beam focusing PCS 23 and deﬂection PCS 24 are connected
to the corresponding coils 20, 21. The microprocessor control system 25
forms the controlling codes acting on the beam focusing and deﬂection
PCS, and also setting codes for automated controlling the parameters of
other device blocks. The group of auxiliary multichannel power supplies
3 provides with a stable voltage all the device blocks. Each source of
this group is collected under the circuit with transformerless input (see
Tab. 25.1, 5) and contains the line inverter with pulse-width regulation
of voltages, the multi-wound high-frequency transformer, the rectiﬁers
and ﬁlters in each channel. Precision channels of sources have the addi-
tional voltage stabilizers executed with use of linear regulating elements
on transistors. Switching frequency of transistor switched elements of
DVPC 4; 5; 6 is chosen to equal double frequency of switching the in-
verters' keys 7; 8; 9 and also is synchronized with it.
At the output of the accelerating voltage source, an accuracy of per-
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Fig. 25.8 Receipt of electron alternating-proﬁle beam with the help of two
beam-limiting apertures
manent voltage maintenance is possible to receive no worse than 1%. If
higher accuracy at the source output is needed, then second stabilization
stage is installed, for example, on a through electronic tube. This stage
power makes 1. . . 5% of that of the plant. The expediency of booster de-
vices circuits with PWM or PFÌ use in the way of regulating the voltage
or through passage element, operating in an active area, is deﬁned for
each arrangement separately.
Now there are widely distributed and produced EC with high-voltage
power supplies of industrial frequency such as ÝËÀ with power of
15. . . 60 kW, in which one stabilization stage  a through passage elec-
tronic lamp is used only. It is natural, that loading considerably grows on
a lamp, and one has to refuse of a voltage regulation at the output, but
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it is possible to provide a stable voltage at power losses on the tube an-
ode, not exceeding 20% of the plant rated power. Thus, accuracy of the
accelerating voltage maintenance makes about 1%. Except for voltage
stabilization, the electronic tube carries out the functions of the recloser
and limits a current at spontaneous opening a gun or short circuit at
the output of a high-voltage source. With the purpose of over voltages
decrease, arising in the high-voltage rectiﬁer elements at the automatic
reclosure circuit operation, it manages to delay artiﬁcially time of volt-
age switch on and oﬀ. A time constant is chosen with reactance values
taken into account of a high-voltage source and its ripple ﬁlter. With
increase in capacity and value of an accelerating voltage, the problems
of cooling the tube anode, maintenance of its reliability and durability
become stubborn. The domestic industry serially does not let out tubes
with an anodic voltage from above 100 kW, though laboratory samples
are developed.
In high-power plants for electron-beam evaporation, reﬁning and in CO2,
various circuits of high-voltage SPS on a thyristor regulators base, set
on the side of the alternating or direct current are applied in the laser
welding plants. At the thyristor forced quenching unit absence or failure,
there is the time interval of the order (6; 6 . . . 10) · 10−3 s in the circuit,
when thyristors are not controlled and a load resistance determines a
current. The inductive current-limiting reactors are applied to restrict
short circuit currents, set from the primary winding side of the high-
voltage transformer. But as the voltage drop in the reactors in normal
mode exceeds (10. . . 12)% of rating value, the commutating angle of the
power rectiﬁer diodes considerably grows, that results in a ripple factor
increase and deterioration of the accelerating voltage curve form. Quality
improvement of the electronic radiator power supply, continuity of its
operation and high-voltage SPS protection from the short circuit (SC)
current at electric breakdown of inter-electrode intervals are provided
with the device with SC current dynamic restriction.
The device is executed as inductance and three-phase rectiﬁer bridge
with controlled gates. Leads of a variable voltage of three-phase rectiﬁer
bridge are connected to the ends of the high-voltage transformer primary
winding, and those of a direct current  with inductance terminals. In the
SPS circuit in Tab. 25.1, 1, device with SC current dynamic restriction
carries out also functions of the control element (CE). Such SPS circuit
is applied as a source of the accelerating voltage of an electronic or ionic
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gun. If a gun operation proceeds without breakdowns, the currents are
ﬂowing through the SPS output circuits, corresponding to the nominal
operating modes of the power supply and the gun: the choke (choke)
does not inﬂuence the welding mode and the source keeps the rigid char-
acteristic. At breakdowns in the gun, choke inductive resistance prevents
from the current increase and forming the conditions for transition to
the discharge arc stage. In view of a short duration vacuum discharge,
the current set stability is managed to provide with a choke of small
overall dimensions.
If instability of a current ∆i/∆phase is set at breakdown by duration∆t,
the choke inductance magnitude should be L ≥ 1.91(Uphase/Iphase)
(Iphase/∆i)∆t where Uphase, Iphase  voltage and current nominal
phase's values, current increments of ∆i = 0.1Iphase is usually accepted
for time ∆t = 6.6 · 10−3.
It is possible to reduce in addition the overall dimensions of the choke
and to achieve steady suppression of vacuum discharges, if to calculate
the choke its inductance being nonlinear function of the loading current.
When irregular process does not break, the thyristor system of an au-
tomatic repeated switching-on acts, in spite of the action of the current
dynamic restriction device. If normal conditions in the gun are not re-
stored during time of the order of (4 . . . 6) · 10−3 s, the thyristors switch
oﬀ. The pause with duration of (1 . . . 2) · 10−3 s is set, and then thyris-
tors switches on repeatedly. Under bad vacuum conditions the process
repeats, the interval being able progressively increase. The system of
protection includes the channel of the current restriction. The maximal
current, ﬂowing through the high-voltage source, is set synchronously
with the signal submitted in the block of the beam current regulation.
At malfunction in the beam control block or shorting an interval the
cathode  the controlling electrode, a signal is formed lowering the ac-
celerating voltage up to value, guaranteeing a product safety. If short
circuit or malfunction in the current regulation block is long, thyristors
disconnect a high-voltage SPS.
Presence of the choke in the primary circuit of the high-voltage trans-
former of the accelerating voltage source does not exclude an oppor-
tunity of welding with current modulation. At sharp deenergizing, the
energy stored in the choke, is locked through the additional thyristor,
shunting the choke. The overvoltages on the choke and in loading are
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not observed. The control system commands to turn-on the addition-
al thyristor simultaneously with switching on the loading current. The
amplitude of the current ﬂowing through thyristor, is equal to that of
loading current existing till the moment of switching-oﬀ, and constant
of time τ = L/Rchoke + Rthyristor, where RchokeRthyristor are the resis-
tances of the choke windings and open bridge thyristors. This constant of
time is great and a current during a space interval decreases only insignif-
icantly. Therefore, at the electron beam switch-on, its current appears
to be close to the set value. Engaging the choke in the primary winding
circuit of the transformer reduces the accelerating voltage ripples. The
choke inductance value, necessary for the set ripple factor's maintenance
of an accelerating voltage at the accepted ratio of its regulation, can be
estimated by the formulas for the inductive ﬁlter. SPS of the plant power
complexes for electron beam evaporation and reﬁning by power of 100;
250 and 400 kW such as ÈÝ133; ÈÝ134, ÈÝ126 are produced serially
according to that circuit.
Power supply of gas solid-state laser head.Modern laser facilities are clas-
siﬁed by kinds of used working material (solid-state, liquid, gaseous), by
quantizing levels (nuclear, ionic, molecular), by ways of excitation (elec-
tromagnetic, optical electroionization, gas-dynamic with thermal, chem-
ical and electric excitation), and by numerous designs as well. Circuits
SPS, included in power complexes of laser facilities are so numerous al-
so. Some data on principles of power supply construction, on their basic
characteristics can be found in a number of works.
Gas-discharge and solid-state lasers are most widely used in the industry.
Power complexes' high-voltage SPS in gas lasers excite a gas discharge
gap, and in solid-state  the pump lamps of the active element. Depend-
ing on a technological mode of facility, the high-voltage SPS operate in
pulse or continuous modes.
The lasers (mainly solid-state) switched supply is carried out with the
help of SPS, executed on the basis of capacitive energy storages charged
for the big time interval from rather low-power supplies with the subse-
quent short-term energy release, stored in capacities on loading.
Successful application of the inductive storages (energy is stored in a
magnetic ﬁeld of a choke) is known also.
The pump energy for various lasers makes from unit of joules up to tens
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and hundreds kilojoules. The energy can enter the storage directly from
a line or from the intermediate energy storage. The intermediate ac-
cumulation of energy essentially complicates the circuit of high-voltage
switched SPS, however allows realize the requirements of the technolog-
ical mode most full. Storages of energy can work in modes of full or
partial discharge. At the big pump energy values, the mode of the full
discharge is mainly used. The pulse form of discharge current diﬀers from
the exponential in view of nonlinear character of v − a characteristic of
the pump lamps and gas emitters.
The industry has mastered a batch production of some switched SPS
for the solid-state emitters (heads) executed on the basis of glass with
neodymium, yttrium aluminum garnet, a ruby, etc. The circuits of the
switched SPS have passed big evolutionary way. In the ﬁrst domestic
facilities K-3, K-3M, the power supply represented the battery of ca-
pacitors being charged from the high-voltage rectiﬁer through the active
resistor. In the further development (the Quantum  3, Quantum  9M,
ÑËÑ  10-1), power supplies ÌÈË  24, ÌÈË  25 have been used,
constructed on the basis of inductance-capacitor converters. The sources
with capacitive current-limiting element and reservoir capacitors charge
under the voltage-doubling circuit are widely used as well. The advan-
tages of the last are insensibility to the short circuits, twice a smaller idle
voltage, high eﬃciency, etc. In a switched SPS for solid-state emitters
with the increased frequency of pulse repetition, it is recommended to
use the circuits of the capacitive energy store charge from the alternating
voltage line with a zero phase of commutator turn-on.
When turning on the charging commutator, the reservoir capacitor starts
to discharge at the moment of mains voltage sinusoid transition through
zero, and the charging current in this case is limited by voltage increase
rate and has a piece cosine curves form. Frequently during the charge,
it is used less quarter of the period of sinusoid. In view of non-uniform
consumption of energy from the line, such circuits are recommended
to use at small powers (up to several hundreds joules) with optimum
frequencies of radiation pulse repetition of 50-100 Hz.
An integral part of the pulse high-voltage SPS are CS (control systems),
if the power circuits deﬁning weight, overall dimensions, cost, then con-
trol systems  the qualitative characteristics of the whole SPS. The con-
trol systems provide necessary accuracy and stability, speed and steadi-
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ness, synchronization and delivery of signals, set the operating mode of
the modulator, etc.
The basic functional operations carried out by CS of high-voltage
switched SPS are: to set frequency of charge-discharge cycles of the store;
to regulate the voltage on the store; to stabilize a preset value of the store
voltage; to control under the set program the charging device; to syn-
chronize the beginning of charge with the external gauges, discharge of
the store with modulation devices of the emitter resonator's Q-factor,
with energy measuring instruments and other devices; to provide time
for a gas discharge gap deonization; the various blocking, raising device
operation steadiness, etc.
While designing and manufacturing the processing plants, the set of
power complex CS necessary functions can be realized, composed them
from available units and modules of the optimal block diagram with the
set properties. Such an approach has been used at creation of plants such
as "Quantum", for which the universal typical functional modules were
developed. Numerous control systems are made of them ÑÓÌ 1. . . ÑÓÌ
10.
Among the laser processing facilities using high-voltage dc SPS, i.e. work-
ing in a continuous mode, gas laser facilities on CO2 basis are most dis-
tributed. They diﬀer by the form and existence conditions of the exciting
charge (nonself- and self-sustained glow discharge; on a direct or an al-
ternating current; longitudinal or transverse gas stream); by structure
and gas pressure; by the design of discharge gaps and optical resonators;
by circulation devices, etc.
In electroionization lasers with transverse circulation, there are used two
high-voltage SPS. One of them is loaded with the electron beam gun
creating high-energy (120-220 keV) electron beam. This beam penetrates
into the gas discharge chamber from the gun vacuum volume through
a thin partition (aluminium foil, mylar ﬁlm). The ﬁlm or a foil appears
transparent for the electrons with big energy. The electron ﬂow is dis-
tributed in the gas discharge chamber in the direction, perpendicular to
a longitudinal axis of the resonator and gas ﬂow. The aluminium foil or
a mesh substrate under the ﬁlm serves as the cathode electrode in the
discharge chamber, and the anode  the massive or partitioned electrode.
The second high-voltage SPS is connected to these electrodes, accelerat-
ing electrons, penetrating through the ﬁlm. The last ones excite the gas
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mixture.
High-voltage sources should correspond to all the requirements to the
power supply systems of electron beam guns; they can be constructed
according to one of the circuits shown in Tab. 25.1, 1. . . 5. For supplying
the basic discharge, circuit SPS (look Tab. 25.1, 1), forming a permanent
voltage (6. . . 10) kV is used. The source contains the thyristor voltage
controller and the automaton of repeated switch-on for protection from
SC. Current regulation of the gas discharge chamber and consequently,
the laser radiation power, is carried out by current change of the electron
beam gun.
The electroionization laser eﬃciency rises with growth of a working mix-
ture pressure down to 5 MPa. At high pressures of the gas mixture, work
the electroionization laser operation is investigated in the pulse-periodic
mode. The electrons beam with energy about 700 keV and current den-
sity up to 20 A/cm2 at pulse duration of about 10−8 s being used for
ionizing radiations; the voltage on electrodes of the discharge chamber
being 50 kV. Achieved radiation speciﬁc power was 106 W/cm3 at pulse
duration of 10−7 s.
The increase in duration of pulses causes overheating gases. Speciﬁc heat
input in the plants of continuous action is essentially lower. Good re-
sults are received on the laser with non-self sustained combined longi-
tudinal discharge initiated by high-frequency pulses. The pulse voltage
(10. . . 20) kV is applied between two isolated electrodes perpendicularly
to a gas ﬂow. Duration of pulses makes approximately 10−6 at repetition
frequency up to 10 kHz. The circuit of high-volt (10 kV) SPS with thyris-
tor voltage controller in the transformer primary winding (see Tab. 25.1,
1) is used as a source of the basic discharge.
In the plants with self sustained discharge, one SPS of direct or alternat-
ing current is used as a rule, with steeply-falling the external characteris-
tic which inclination is more, than at the static one of the gas discharge.
The source should provide: discharge lighting at the source working volt-
age; stabilization of the discharge current; uniform current density over
the discharge chamber volume; pulse modulation of discharge current
(for cutting and dimensional processing modes).
SPS falling characteristic can be received, having connected a ballast
resistance in series with a discharge gap. Lack of this decision is a small
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characteristic slope (hence, low discharge stability) and big power losses
(up to 50%) at an active ballast.
One of necessary conditions for creating the powerful laser facilities with
high eﬃciency is maintenance of stable excitation of a glow discharge in
the maximum possible gas volume. In lasers with longitudinal gas circu-
lation in pipes, it is achieved due to increase in length of the discharge
gap and accordingly the discharge voltage. Having limited the voltage at
the level (20. . . 30) kV, power is increased by serial (by laser radiation)
inclusions of several discharge gaps.
In the plant RS 2500 of "Rosin sinar" ﬁrm, there are eight discharge
gaps. They are connected to the high-voltage rectiﬁer through the elec-
tronic tubes tetrodes, which carry out a role of adjustable ballast resis-
tance. The length of each discharge gap is about 200 mm, direct current
voltage  15. . . 20 kV. The optical resonator contains two lines in 4 dis-
charge gaps in everyone. Laser radiation is transferred to a parallel line
with the help of sweep mirrors. Gas ﬂows from anode to the cathode
in each discharge gap. The internal electrodes have diﬀerent geometry:
the cathode is ring, the anode  pinned. The pulse voltage of 40 kV
(duration of pulses 10−6 s, repetition frequency of 100 Hz) is applied,
radiation power being regulated due to a discharge current change, to
simplify discharge lighting and stabilization between anode and the addi-
tional (isolated) ring electrode, located near to the anode at the external
surface of a quartz tube.
In plants with transverse circulation, the increase in volume of the ion-
ized gas is concerned with increase of the area of electrodes. At that,
continuous electrodes cannot provide necessary discharge uniformity as
the current density in glow discharge volume is less than that of the
current on cathode. When trying to increase essentially the heat input
(jE) or pressure in discharge, the instabilities start to arise resulting
in non-uniform distribution in volume of local values of temperature T,
intensity of ﬁeld E, concentration of molecules N. As a result, there is a
counteraction or "pinching" of the discharge. The current ﬂows not over
the whole volume, but is concentrated in thin channels  "cords". At
that, plasma in channels is in a condition close to equilibrium, at which
laser generation does not arise. The discharge in contracted condition is
burning steadily therefore, the glow discharge can be restored, sharply
having lowered a voltage. With the purpose of stabilization of the dis-
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charge, deep sectioning electrodes (the cathode or anode) are applied
with independent voltage feed on each electrode.
The plants 971; 973; 975 of ﬁrms "Silvanio" and "Spectra Physics" have
the discharge chamber with tubular cathode and divided anode, which
56 isolated lamels are connected to the high-voltage SPS through the bal-
last resistances. The discharge chamber current is controlled by the SPS
thyristors, set in the primary winding of the three-phase transformer.
In laser processing facilities such as ËÒ-1, the discharge chamber with
the divided cathodes collected on a cathodic plate is used. The chamber
feeding is carried out from one high-voltage source, and alignment of
currents is provided with the active resistances included consistently with
each cathode. The cathodic plate consists of 13 lines (by gas ﬂow) of 17
cathodes in each. Resistances are selected experimentally and essentially
diﬀer by value, especially in the ﬁrst place by gas stream.
Some current spread is permitted in practice and the resistances of one
rated value, starting from the third line are connected consistently with
cathodes. The resistance value is about 10. . . 12 kΩ. Distinction in cur-
rents between the third line and the twelfth makes about 40%, the fourth
and eleventh  24%. Such big diﬀerence in currents has an adverse eﬀect
on the discharge stability.
While increasing the current of the discharge chamber for the account of
thyristor voltage regulations of the high-volt source, the counteraction
starts in the bottom lines by stream of gas.
The source electric eﬃciency does not exceed values of 48%. It is pos-
sible to increase plant eﬃciency and stability of discharge burning if to
use the electronic lamps such as ÃÌÈ-27 or ÏÏ  0.5/10 as a ballast
resistance. Thus, it is possible to lower the power supply voltage and
to reduce voltage drop due to the greater dynamic resistance of lamps
on pentode site of the external characteristic. The high-voltage source
should have some taps, which voltage is proportional to that of corre-
sponding lines of the cathodic plate. The current is controlled by change
of the rectiﬁer voltage or the tubes resistance. The power losses on tube
anodes are in some times less then those in linear resistance, however
conﬁguration of the source and necessity of the ﬁlament and grid power
supplies' arrangement create diﬃculties in operation.
For reduction of active losses in the laser power supply at uniform cur-
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rent distribution on the cathodes, it is necessary to use circuits with
ballast reactances or current balancers. Good results are received at use
of capacitive ballast resistances in laser with the segmented electrodes.
The discharge chamber is connected to the dynamotor generator of high
(10 kHz) frequency. The current of the discharge chamber is regulated
by change of the generator voltage with the help of the exciting winding.
Depth of the electrodes sectioning can be reduced if to use the vacuum-
tube oscillators forming sine wave voltages of higher frequency, and as the
basic ballast resistances  the distributed capacity of isolated electrodes.
Beam processing units' power complexes for space technology. Welding,
cutting and soldering in large dimension constructions' building and their
repair on the orbit, zone melting, crystal growth, unique semiconductor
optical and medic-biologic materials' lot production, metal and ceramic
coating, carrying out of unique physical experiments  is not the full list
of the problems, advanced by the modern science and technology. The
problems successful solution is connected with creating and exploiting
the perspective space beam plants.
25.3 Secondary power supplies schematic circuits
The secondary power supplies of beam processing plants can be supplied
both from industrial mains of an alternating current, and independent
power supplies of alternating and direct current. Various units of the
processing plants are fed by both direct and alternating current and
voltage. At that, currents (voltages) should be stabilized and be smoothly
controlled in a wide range.
Both parametrical and compensating stabilizers of pulse and continuous
action are used for regulation and stabilization of alternating and direct
currents or voltages.
The controlled rectiﬁers inverters, switch elements, included in a circuit
of alternating or direct current are applied as pulse controlling elements
(CE) of the compensating stabilizers. The CE elemental base of con-
tinuous action are saturating chokes, transistors or the electronic tubes
working in an active mode, the latter of pulse CE  the thyristors, tran-
sistors, saturating chokes and electronic tubes. The thyristors at that
are expedient to apply in SPS of high-power (over 10 kW) at switching
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frequencies up to tens of kilohertz. In other cases, CE on electronic tubes
and transistors are implemented.
Controlling elements of pulse and continuous action can be included on
the side of the alternating and direct current.
The block diagrams of the most widespread SPS are resulted in Tab. 25.1.
In the circuit of Tab. 25.1, 1∗ 3 with controlling element CE as thyris-
tor bridge with a choke, included in a bridge circuit of a direct current,
the stabilization of an input permanent voltage is realized owing to CE
reducing or increasing eﬀective value of a voltage on a transformer Tr
primary winding by change of thyristors turn-on (control) angles. Thyris-
tors' control pulses, shifted by the controlling angles relative to the line
voltage, are formed by the control circuit CC depending on the error
signal received from the measuring element ME output by comparison
of consumer C and setting device SD signals. Using the controlling el-
ement CE of saturating chokes, the control circuit CC forms a direct
current signal, which biases saturating chokes, changing their inductive
resistance. That results in increase or reduction of the eﬀective voltage
at the transformer Tr windings so, that the permanent voltage at the
consumer C input to be supported at a required level. Lack of the cir-
cuit is the low accuracy of the permanent output voltage maintenance,
signiﬁcant ripples and weight-overall dimension parameters.
At increased requirements to stability of a permanent voltage at the de-
scribed circuit output, the additional stabilizer of a direct voltage con-
taining the control element CE2 of continuous action is set, for example
on the basis of an electronic tube, as shown in Tab. 25.1, 2.
In Tab. 25.1, 3, the interference-suppression ﬁlter or power transformer,
not shown on the scheme, is set at the input of controlled rectiﬁer CR.
At the ﬁlter F1 output of the controlled rectiﬁer with the control circuit
CC1, the inverter I, step-up transformer Tr raising the voltage, the high-
voltage noncontrolled rectiﬁerR with ﬁlter F2 are connected. The inverter
with the control circuit CC2 converts a permanent voltage into the pulse
heteropolar, applied to a primary winding of high-voltage transformer
Tr. High-voltage variously polar pulses from Tr secondary winding is
transformed by the rectiﬁer R to a permanent voltage which in addition
is smoothed out by the ﬁlter F2. The voltage at the consumer input is
3∗  notation of sketches of Table 25.2
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adjusted by change of CR thyristors' commutation delay angle (control
angle) α, with rectiﬁed voltage falling at α increase. Synchronization
(phasing) of the angle α is carried out oﬀ a power line of an alternating
current. The high loading voltage is stabilized by converting in CC1
the error signal of measuring element ME into the respective change
of the commutation delay angle. For example, at voltage increase at the
consumer input, the signal level at the output of measuring elementME
increases, and the control circuit CC1 forms the pulses, allowing reduce
time of connection of the circuit power part to the power line. Thus, the
initial increase in a voltage at the consumer input is compensated.
The non-controlled rectiﬁer and pulse direct voltage controller PC are
used instead of the controlled rectiﬁer for improvement of dynamic char-
acteristics and reduction of weight-overall parameters, as shown on the
block diagram of Tab. 25.1, 4. The pulse controller PC, for example
serial, contains switched CE on transistors or thyristors, connected in
series with the smoothing ﬁlter and loading. PC loading is the circuit
consisting of serially included inverter I with the control circuit CC2 of
transformer Tr, the rectiﬁer R2, ﬁlter F3 and consumer C. The switched
element of pulse controller PC with the control circuit CC2 converts a
permanent voltage from an output of non-controlled rectiﬁer R1 with
ﬁlter F1 to the pulses of the certain duration and frequency. Smoothing
ﬁlter F1 demodulates these pulses into the permanent voltage, which acts
to the consumer C, inverter I, transformer Tr, rectiﬁer R2 with ﬁlter F3.
At consumer C voltage change, the measuring element ME forms the
error signal converted by the CC1 control circuit into the pulses, which
duration or period changes, the voltage on PC output and consequently,
on consumer C plugs being set equally to the initial value. Thus, the
stabilization of the output voltage with the certain degree of accuracy is
carried out.
Lack of the scheme of Tab. 25.1, 4 is the repeated conversion of electric
energy that results in additional losses of energy. Thus, the line alternat-
ing voltage is rectiﬁed and smoothed out by the rectiﬁer R1 with ﬁlter
F1, is interrupted and smoothed out by pulse controller PC with ﬁlter
F1, then with the help of the inverter I is converted to the pulse voltage,
transformed by means of the transformer Tr to a high voltage, is rectiﬁed
and smoothed out by the high-frequency rectiﬁer R2 with ﬁlter F3.
The described circuit can be applied as a source of an accelerating voltage
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of the plants powering from embedded networks of a direct current. Thus,
the application necessity of input rectiﬁer R1 with ﬁlter F1 disappears.
In the block diagram of Tab. 25.1, 5, the controlled inverter CI executes
functions of a pulse controller and inverter. At change of the voltage
at the consumer C, the measuring element ME forms the error signal
converted by the inverter control circuit CC into the pulses with PWM
and FPM. While PWM at the inverter output, the rectangular alternat-
ing voltage has "a pause on zero" which duration changes so that an
operating voltage on the transformer Tr output, and also the voltage
peak value of the consumer after rectifying and ﬁltering were stabilized.
Because of the output voltage containing "a pause on zero" LC-ﬁlter F2
should begin with inductance. Due to that, signiﬁcant overvoltages at
switch elements of inverter IR and at the loading can arise.
The scheme of Tab. 25.1, 5 can be carried out with a single-channel
and multichannel output. Where voltage stabilization is usually carried
out at the basic, most loaded channel. If necessary stabilization of oth-
er channels' voltages, the direct voltage additional stabilizers are used,
which are connected at the output of each channel.
CI-based SPS circuits are frequently called the converters (or power
supplies) with transformerless input.
Controlled SPS of electron beam focusing systems are carried out under
the similar circuits (Tab. 25.1, 5), but additional controlled stabilizer of
direct current or the precision converter of the voltage source into that
of a direct current is set for current stability increase on the SPS output.
In Tab. 25.1, 6 the block diagram of a programmable source of alternating
voltage (PSV) is shown. The power circuit contains the line rectiﬁer R
with ﬁlter F and the inverter I. In a feedback circuit they set feedback
sensor FS, computing device CD forming codes of frequency Yf and
amplitude Yf , proportional to the required frequency and amplitude of
alternating (for example, sine wave) voltage of the consumer. The control
circuit CC forms the pulse pattern with PWM by sine, trapezoid or other
law.
The bridge and half-bridge, one- and three-phase inverters on thyristors
and transistors are more often used in PSV as the inverterI power circuit.
Thyristor circuits are used for powering of powerful three-phase electric
drives of drivers. Electric drives with power up to hundreds watt and the
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systems sweeping an electronic or ionic beam, are supplied with single-
phase transistor power circuits.
Low-power sweeping systems are powered from the devices executed on
the base of functional generators of sine wave oscillations with alternating
voltage ampliﬁers.
The block diagram of direct current programmable source (DCPS) is
shown in Tab. 25.1, 7, which realizes on the output powers up to several
watt. Depending on feedback GF sensors signals (for example, secondary
electrons sensor in the system of electronic beam pointing on a joint
of welded details), computing device CD forms the signals of digital
code Ycontrolled acting on digit-analog converter DAC. Direct current I
from output DAC ﬂows through the direct current ampliﬁer DCA to
the consumer C. Direct voltage stabilizer DVS is intended for powering
the DAC and DCA. The circuits on the base of direct current two-step
stabilizers are used for PCS that are more powerful. The source with
transformerless input, controlled rectiﬁers, the pulse-width controllers
working in a mode of direct voltage (current) controller-stabilizer are
usually implemented as the ﬁrst step. The second step of stabilization
is more often the direct current stabilizer with a controlling element of
continuous action. In Tab. 25.1, 8 the block diagram of such PCS is shown
on the base of controlled rectiﬁer CR and the continuous controlling
element CE.
The SPS, executed by the block diagram of Tab. 25.1, 5 are used as
sources of an accelerating voltage for precision microwelding and di-
mensional processing, lithographers and other low-power electron-beam
plants with the diﬀerence, of high-frequency LC-generator of sine wave
ﬂuctuations with a transformer output on the basis of an electronic
tube, being applied instead of the controlled inverter CI. As rectiﬁer
R2, the circuits of multiplication connected to the transformer Tr sec-
ondary windings are used. The output voltage is stabilized for account
of the error signal of measuring element ME moving the operating point
at the electronic tube output v − a characteristics through the control
circuit CC. Thus, the amplitude of generator sine wave ﬂuctuations de-
creases or increases, compensating initial change of the output voltage.
The feature of such SPS is the high voltage up to 300 kW at currents up
to units of milliampere, at high stability of the output voltage.
In addition to the SPS block diagrams considered in Tab. 25.1, various
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circuits SPS with CE, executed on the basis of transformers with taps,
various booster and volt-subtracting devices, master and slave invert-
ers, etc. and also SPS with two controlling elements are applied in the
beam processing plants. Such two-step stabilizers are carried out under
the schemes similar to those of Tab. 25.1, 8, and are used when stabiliz-
ing the voltages (currents) with control wide limits is necessary at high
requirements to the ripples of the output voltage (current).
25.4 Generalized block diagrams of secondary power
supplies control
Secondary power supplies generally contain the power semiconductor
converter, which is carrying out the function of the controlling element,
and CS. The control system contains the controlling circuit, the measur-
ing element, the sensors, setting device, circuits of protection and other
elements. Control systems of the SPS typical block diagrams of pow-
er complexes have been simpliﬁed submitted (Tab. 25.1), more often as
three functional units: setting (SD) or computing (CD) devices, measur-
ing element (ME), the control circuit (CC). In these circuits signals of
the SD and the consumer move on ME, forming the error signal, which
CC converts to the control pulses necessary for functioning of SPS power
part.
The control systems are subdivided on synchronous and asynchronous,
single-channel and multichannel.
This classiﬁcation is possible to add in view of automation levels of SPS
control of processing plant. Really, algorithms of SPS CS functioning
usually diﬀer and can be realized diﬀerently depending on the processing
plant assignment and automation level of its control. We shall condition-
ally allocate three control levels, reﬂecting the degree of processing plant
automation.
The simplest open-loop circuits forming the control pulses, adjustable
by the operator relate to the to the ﬁrst control level. At that, the power
converters carry out function of voltage (current, frequency) controllers.
The ﬁrst level control systems are usually executed on transistors and
analog integrated circuits.
As the second control level, we shall rank the circuits with feedbacks by
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the output signals parameters of power converters or other plant's units,
determining a course of technological process. The part of technological
process at the second control level can be realized automatically. Power
converters carry out the functions of the output parameter stabilizers
and automatic controllers, for example, by signals of the sensors of beam
guidance systems, etc. Control systems of the second level can be analog,
digital and combined, with digital CS being more often executed on
the integrated elements with ﬁxed logic using the elementary computing
means. Such CS are widely put into practice.
Now the processing plants supplied with SPS CS of the third level are
intensively developed and produced. The optimization of technological
process, its automation with computing facilities application is demand-
ed for such plants. The control systems are projected with application of
programmable logic, on the basis of microprocessor complexes, micro- or
mini computer. Development of the third level control systems is caused
by appearing the compact computing means and a line of advantages,
given by digital methods of information processing  an opportunity of
the operative set of the input information under the program from ﬂop-
py, hard disk, or directly from a control panel of processing plant; high
accuracy and stability of controlling signals formation due to lack of pa-
rameters drift, characteristic for analog CS; high accuracy of the sensors'
information about the condition of basic elements, units and devices of
the plant, processed objects with an opportunity to realize malfunctions
diagnostics and protection; simpliﬁcation of multiplexing the comput-
ing means for some control contours; application of the software well
developed in the theory of digital information processing; control re-
alization both by traditional laws (proportional, proportional-integral,
proportional-integral-diﬀerential), and adaptive, optimal by various cri-
teria.
The listed advantages allow develop the digital control systems satisfying
the high requirements, presenting to the modern beam technology. These
requirements are the following: high accuracy of a displacement trajecto-
ry and repeatability of beam parameters; maintenance of matched multi-
coordinate movements of processed object and beam trajectory displace-
ment; variety of the technological modes, carried out by one plant, at
high speed of the control reprogramming; completeness of automation;
an opportunity of operative quality assurance of the technological pro-
cess; high reliability and availability for operation; convenience and non-
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failure operation; manual and automatic control, indication (display) of
the technological process parameters, protection and diagnostics of plant
malfunctions, etc.
As SPS power complexes with the second level CS are used more widely,
consider their generalized block diagrams.
A little such SPS with CS, diﬀered by various levels and degrees of pen-
etrating control digital methods, are shown in Fig. 25.9. Schemes' essen-
tials are: power part of SPS (electric energy transducer Tr) actuator A;
object O; the measuring element ME consisting of the object condition
sensor OCS, the actuator condition sensor ACS and comparator C or
arithmetic device AD; the control circuit CC, containing the sweep gen-
erator SG, the modulator M, distributor D and pulse ampliﬁer PA; the
setting (driver) SD or a computing device.
Fig. 25.9. Generalized block diagram of SPS control systems:
a  analog; b  digital; c  combined
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Depending on the assignment and place in beam processing plant, the
energy transducers TR carry out the controller functions of power, volt-
age, current or frequency. The beam carrying out functions of the tool,
the electric motor of product displacement devices or the gun, etc can
serves as the actuator. Object is the processed product, a joint of welded
details, etc.
Fig. 25.9 a shows block diagram of SPS with CS, using in the digital
form only the setting device SD signals. Other CS units use when oper-
ating the analog or frequency signals. Such CS will be referred further
as analog. They allow operate actuator and object parameters according
to the program from SD, to provide the dynamic requirements present-
ed to SPS. The analog CS contain the SD with digit-analog converter
DAC, and the control circuit CC as well with measuring element ME,
outlined with dashed line in Fig. 25.9 a. Analog IE consists of feedback
sensors (FS), which functions carry out the actuator condition sensors
ACS and those of object condition OCS, the comparators CC forming
the error signal equal or proportional to the signals diﬀerence from the
setting device SD output and FS.
The analog control circuit CC includes the analog controller AC, the
modulator of M, the sweep oscillator SO, distributor D and control
pulse ampliﬁer PA. In the case of CC carrying out the functions of the
circuit of pulse-phase controlling (CPPC), the modulator M and sweep
oscillator development SO are the phase-shifting device (PSD), which
provides forming the pulses, shifted concerning the synchronizing ones
on the required control angle α. In a.c. voltage programmable sources
CC (for example, shown in Tab. 25.1, 6,) the modulatorM and generator
GR carry out functions of the analog generator (AG) forming sine PWM
pulse pattern. If CC is synchronous, then the synchronization of GD,
forming linear or sine wave signals, is fulﬁlled from the line voltage. For
asynchronous CC, the signals enter the GR input from the separate set-
ting oscillator SO, which signal is shown by a dashed line in Fig. 25.9 à.
Multichannel CC consist of phase-shift sections by number of channels
on which outputs there set pulse ampliﬁers AI, and the pulse distribu-
tor Dis absent. Single-channel circuits contain one or several phase shift
sections and pulse distributor.
The described analog circuit is generalized one for controlling the pow-
er Tr, operating in a switched mode. When using Tr on the base of
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linear regulating elements, CC becomes essentially simpler. The signal
from output ME via analog ampliﬁer usually carrying out function of a
proportional controller, acts directly on the Tr input.
The block diagram with digital CS, which all elements, except for output
pulse ampliﬁers PA are executed on the basis of digital and logic ele-
ments with use of the ﬁxed logic, is shown in Fig. 25.9 b. Application of
digital methods for reading information on the actuator and object con-
dition, comparison of set and feedback signals, allow increase essentially
an accuracy of the control and stabilization of SPS required parameters.
Presence of the sensors' information about the object condition allows
realize also the indication of its parameters and the error signal in the
digital form.
In digital CC, mains or separate SO synchronized counters, on which
input generators of clock pulses GCP are connected carry out functions
of GD. Counters or code comparators, forming at equality of digital
controller DC codes and those of counter, the pulses shifted concerning
synchronizing at required control angle α, are used as modulators in
circuits of pulse-phase controls.
Digital CC, forming PWM sine, trapezoid or other law pulse pattern,
refer to as digital generators. In DG, the logic devices synthesizing PWM
pulses from counters signals according to the required law carry out
functions of modulators.
The control systems containing analog and digital units and elements
refer to as combined. Such CS can contain analog or combined ME and
digital CC or on the contrary  digital or combined ME and analog CC.
SPS circuits with combined CS diﬀer with increased speed, characteristic
for analog circuits, and accuracy that is feature of digital devices. The
example of the combined CS block diagram with digital measuring ele-
ment DME, analog controller AC and the control circuit CC is shown
in Fig. 25.9 c.
For third control level digital CS, the units and elements with pro-
grammable logic are applied. In such CS, microcomputer or micropro-
cessor system can execute the functions of mode master, DC, ME, CC or
DG. Microprocessor CS most full realizes the advantages of digital con-
trol methods. These CS are easily integrated with power Tr as the last
frequently carry out function of regulating elements of the pulse action,
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describable by the presence of uncontrollability intervals during which
calculation of algorithms is made. At that, ﬁnal time of algorithms cal-
culation by microprocessor system does not bring additional delay and
not inﬂuence the dynamic SPS parameters.
The further improvement of technological processes quality, impossibility
of their automation and optimization execution without attraction of
mini- and micro-computer; modern processing plants control with signals
in the digital form; majority of exact gauges of processing plant having
the input signals, sampled either by time, or by amplitude, converted
with high accuracy into the digital codes; digital representation of signals
allowing improve the control interference immunity are to be referred
argue for the digital programmable CS.
Table 25.1
N SPS block diagram Controlling elements
1
CE  thyristor bridge with
choke, connected to the di-
rect current circuit; saturat-
ing choke; transistors; dy-
namotor generators
2
CE1  the same as CE; CE2 
electronic tube, operating in
active mode; CE2 realizes al-
so functions of automatic re-
closing
3 Thyristor controlled rectiﬁerCR
4
Thyristor or transistor pulse
controller PC of direct cur-
rent with PWM or FPM
(look in notes)
5
Thyristor or transistor con-
trolled inverter with PWM
or FPM
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N SPS block diagram Controlling elements
6 The same
7 Transistor or microelectronicdirect current ampliﬁer
8
CR  Thyristor controlled
rectiﬁer, CE  transistor con-
trolling element og continu-
ous or pulse action
Notes: 1. There are following notations in the schemes: CE  control
element; CR, R  controlled and non-controlled rectiﬁer; F  ﬁlter; PC
 pulse controller; CI, I controlled and uncontrolled inventors; DG 
digital generator; DAC  digital-analog converter; SD setting device;
CD  computing device; ME measuring element; CC  control circuit;
DVS  direct voltage stabilizer; DCA  direct current ampliﬁer; C 
consumer; Tr  transformer; FBS  feedback sensor.
2. Schemes 3 without I, Tr, R3, F2 are applied independently, when
supplying centralized plants with direct stabilized voltage; for cathode
ﬁlament (heater) circuit feed; as mashines' drive direct voltage stabilizer.
RESUME
It is necessary to understand It should be memorized
1. SPS commonly consist of power
semiconductor converter and CS.
2. By which features the control
systems are classiﬁed.
3. The advantages and lacks of the
centralized and decentralized CS
structure.
1. Control systems are divided
on synchronous and asynchronous,
single-channel and multi-channel.
2. There are 3 control levels, rep-
resenting automation degree of the
processing plants.
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RESUME
4. Block diagram of control sys-
tem of the modern beam process-
ing plant.
5. Operation principle of the elec-
tronic and ionic gun's SPS scheme.
6. On dependence of what the
electroionization laser eﬃciency
changes.
7. Power supply and control
scheme operation principle of the
electron-beam processing plant.
8. What is the diﬀerence between
laser processing plants' power com-
plex and that of electronic and ion-
ic plants.
9. The operation quality of the
beam processing plants is sub-
stantially determined by the out-
put parameters of power complex-
es SPS.
10. The operation principle of laser
power supply and control scheme.
11. The operation principle of au-
tomated ionic implanter.
3. The basic diﬀerences between
CS of diﬀerent levels.
4. The concept deﬁnition: control
system (CS), automatic CS, auto-
mated CS, multilevel CS, single-
level CS, stabilization CS, follow-
up CS, CS of program control, ana-
log, digital and combined CS.
5. Generalized block diagram of
control the beam processing plant
and its components.
6. The main directions of the mod-
ern CS usage.
7. The reasons of the beam-
processing plants' usage.
8. The basic principles of the mod-
ern beam plants' fabrication.
9. Which blocks are used for dy-
namic characteristics improvement
and weight-overall dimensions in-
dices decrease.
10. Which criteria modern lasers
are distinguished by.
11. The basic units of supply and
control scheme of modern electron-
beam processing plant.
12. Deﬁnition of the concepts "ex-
posure by ions" and "parallel pic-
ture exposure".
13. The main requirements to the
beam-processing plants SPS.
You should to be able:
1. Put independently the requirements to the processing plants, including
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the SPS with 3-d level CS.
2. Deﬁne the concepts: control system (CS), automatic CS, automat-
ed CS, multi-level CS, single-level CS, stabilization systems, follow-up
systems, Cs of program control, analog, digital and combined CS.
3. May classify control systems by diﬀerent criteria.
4. Diﬀer independently the typical block diagrams of supply and control,
know the main functional blocks.
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CHAPTER 26 CALCULATIONS OF
CONTROL SYSTEMS AND THEIR
COMPONENTS AT THE ELEMENTS
WITH FIXED CONNECTIONS
26.1 Digital circuits of pulse-phase control
When designing the PPCC (pulse-phase control circuit), controlled by
the signals of digital binary codes, following main parameters are set to
the developer: variation range of the regulation angle α for secondary
power supply (SPS) with thyristor regulating elements or pulse width
τpulse (duty factor) for SPS with transistor switch elements; resolution
(discreteness) of regulation angle δα setting (of pulse phase) or resolution
of pulse width regulation δτpulse; regulation angle instability ∆α/αnom,
periods of control pulses ∆/nom repetition, duration ∆τpulse/τpulse.nom
of pulses at the ﬁxed value of input code signals (∆α,∆τpulse,∆- deﬂec-
tion of regulation angle, repetition period, pulse duration from nominal
value αnom, τpulse.nom, Tnom); asymmetry's acceptable value of regula-
tion angles or pulses durations for multiphase SPS circuits; variation
law (modulation) of phase or pulse duration (linear or arccosine, pro-
portional or inverse to the control code).
While preliminary designing the developer has to choose structure and
the PPCC elements, calculate frequency of clock generator, bit number
of circuit elements and of an operating code.
Analyze the basic stages of preliminary designing at the example of
single-channel digital PPCC for a thyristor-based single-phase bridge
regulator of alternating voltage.
At PPCC structure choice it is necessary to take into account that
scheme from Fig. 26.1 a is expedient for utilizing, if PPCC combines
functions of digital measuring element and the converter of diﬀerence
code into phase or duration of control pulse. At that, signals of comple-
mentary code Yconst carry out functions of reference ones and are formed
by driver unit, and Y code on the input of digital comparison circuit DÑÑ
is received from the closed system of automatic control feedback sensors'
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output. The PPCC structure from Fig. 26.1 a is expedient for use if
bridge thyristor regulator operates in a mode of stabilizer of alternating
or direct voltage. At that, nominal output voltage of regulator is deﬁned
by regulation angle which is often chosen as αnom=90. In nominal mode,
reference code Yn is calculated from condition Yconst = 2Y. At feedback
sensor code change from zero up to value Yn, the regulation angle α can
practically change from 0◦ up to 180◦.
Time diagrams of PPCC operation for the alternating voltage single-
phase regulator are shown in Fig. 26.2. Pulse edge 1 on output Q
(Fig. 26.2 c) of the digital comparison circuit DÑÑ is used for unlocking
thyristors of one and pulse edge 2  of the other diagonal of thyristor
bridge regulator.
Number of counter bits with Yconst and Y code capacity is deﬁned by
set resolution of setting regulation angle δα, value of which is chosen in
limits 0.1  1◦. Resolution of regulation angle setting is connected with
number of the counter bits by ratio:
δα = Rv/2n (26.1)
where R is a variation range of the regulation angle; 2n is the counter
capacity.
At known regulation angle setting resolution, a number of counter bits
is log2(Rv/δα). For example notice that at δα ≤ 1◦ and Rv = 180◦
counter with number of bits ≥ 8 must be chosen. Capacity of Yconst and
Y codes are chosen by number of counter bits.
A pulse frequency of the current pulses generator CPG
fcurrent = 180/δαTc, (26.2)
where Tc is a period of repetition of synchronizing (clock) pulses.
If range of RV regulation is given in radians, then in formula (26.2) there
is a need to use value 2pi instead of the value 180◦. For the example
given above at variation range of regulation angle RV = 180◦ and at
use of = 8 bit counter and T=10 ms, the pulse frequency of CPG is
fcurrent=25.6 kHz. At that, resolution of setting is equal to =RV /2n =
= 0.74◦.
At given resolution of regulation angle setting δα, a pulse frequency
of CPG:
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Fig. 26.1. Digital schematic diagrams of PPCC on the base of:
a  digital comparator; b  counter
fcurrent = 180/δαTc (26.3)
In the same case at δα = 1◦, a frequency of CPG pulses fm=18 kHz. At
that, theoretically control range is Rv = δα · 2n = 256◦.
However at regulation angle α > 180circ (at small value of Y code),
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Fig. 26.2. Time diagrams of digital PPCC operation:
a-d  one channel of alternating voltage regulator;
e-f  with proportional low of regulation angle versus control code;
g-i  with two-sided control pulse WPM
thyristor regulator power circuit isn't able to operate normally because of
coming the control pulses on the thyristor control electrodes, at line volt-
age's negative half-wave being set on their anodes. Therefore, frequency
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of CPG pulses for given example has to be chosen from the condition of
providing a required variation range of regulation angle RV , and not of
required resolution δα. Correct choice of CPG pulse frequency provides
limitation of variation range of regulation angle without the additional
restrictions used in analog PPCC. Change of counter code Yst at reduced
values of CPG pulse frequency is shown by dotted line in Fig. 26.2 b. At
meanings of code Y > Y ′. a regulation angle corresponding to the edge
of pulse 3 is α > 180◦ (look Fig. 26.2 d).
Analysis of formulas (26.1), (26.2) shows, that for getting smaller res-
olution δα, it is required to increase CPG pulse frequency. However, if
counter bit number n not to change at that, the variation range of reg-
ulation angle RV will decrease. With increase of counter bit number
for getting required regulation range, CPG pulse frequency should be
essentially increased.
A regulation angle α tolerance is more convenient for estimation by value
not in degrees but in seconds as a deviation of control pulse's delay du-
ration τpulse relatively to SPF (synch-pulse former) pulses. An absolute
duration deviation:
∆τpulse = 2n∆current, (26.4)
where ∆current is a deviation of the pulse repetition period of CPG.
However, a relative instability of duration delay ∆τpulse/Tc is practically
equal to relative CPG repetition period instability ∆current/Tcurrent,
and increases a few at the use of counter with bit number n ≥ 8 due to
inﬂuence of counter ﬂip-ﬂops switching durations. Quantitive relations
of inﬂuencing the counters ﬂip-ﬂops switching instabilities are described
in literature.
Thus for providing required regulation angle instability, it is necessary
to choose CPG scheme, for which the deviation from nominal value (in-
stability) of pulse repetition period would satisfy the condition:
∆current/current ≤ ∆τpulse/Tc
The low of regulation angle variation in described PPCC is linear and
inversely depends on a codeY value. It is possible to obtain arcos low of
angle α variation, if to apply code to DCC input, varying by cosine low
instead of linear one. This PPCC circuit is a few complicated.
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At necessity of proportional law of regulation angle change relatively to
Y code getting, scheme in Fig. 26.1 a is used with small changes, consist-
ing in not using Yconst code, and clock frequency fclock pulses entering
the counter CT adding input from the coincidence circuit output. Time
diagrams of such a circuit are given in Fig. 26.2 d,e. With SPF pulse
arrival, code Y writing is carried out and control pulse Q edge is formed
on the DCC output. The CPG pulses are come on the input, Yct code
increases according to the linear law on the output. In the moment,
when Yct >= Y , the voltage on the DCC output decreases up to zero by
jump and control pulse Q edge is formed. Duration of pulse τpulse is in
proportion to a regulation angle α.
When calculating this PPCC modiﬁcation, formulas (26.1-26.4) can be
used. However, at decreased pulse CPG frequency fT and suﬃciently
high code Y value, mode in which regulation angle α > 180◦ is possible,
resulting in power scheme disfunction.
If the scheme in Fig. 26.1 a to supplement with switch element which
periodically, with for example SPF pulse frequency, switches counter
operation mode from the subtraction to addition and vice versa, we will
get digital PPCC with pulse leading and falling edges' modulation on
dependence on Y code. At that, CPG has continuously to send pulses
on the summing or subtracting CT input. Time diagrams of scheme
operation are given in Fig. 26.2 e-g. Such schemes are used for control
the semiconductor pulse-width direct voltage regulators with increased
operating speed.
Digital PPCC realized based on summing (subtracting) counter (look
Fig. 26.1 b) is applied for conversion of digital binary code signals from
the digital ME (measuring element) output into pulses with regulated
phase or duration. Time diagrams of PPCC operation based on counter,
working on subtraction at diﬀerent values of measuring element code
YME1 > YME2 are shown in Fig. 26.3 c, d. Voltage time diagrams of
the clock generator CG output, synchronizing pulses former SPF and
counter CT are given in Fig. 26.3 a-c. Q pulses (Fig. 26.3 f) are got
by ﬂip-ﬂop which is cocked by SPF pulse and dumped by ST pulse at
moment Yst=0. In this circuit in contrast to PPCC with counter working
on adding (look Fig. 26.1 b), regulation angle change law α = ωcτpulseis
linear and directly proportional to YME code change.
At PPCC calculation on the basis of counter, we should use formulas
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Fig. 26.3. Time diagrams of digital PPCC operation, based on the counter,
working on subtraction
(26.2), (26.3) for CPG fcurrent and regulation angle Rv variation range
calculation. Number of counter n bits is set by code YME bit number. We
should take into account that at lowered values of CPG pulse frequency,
the counter can appear to be nulled after next SPF pulse coming. At
that, the regulation angle α > 180◦ and PPCC operation algorithm is
violated.
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For controlling the direct voltage transistor regulators, the synchronizing
circuit which contains clock pulse generator CG, frequency divider on
n + 1 bits (in circuit in Fig. 26.4 n = 4) is used (see Fig. 26.3). The
ﬂip-ﬂop 5 output pulses are used instead of those of SPF. For PPCC on
the basis of DÑÑ, the signals from bit outputs T1 . . . T4 of frequency
divider can be used as linear increasing code Yst. This code is formed by
counter in circuit from Fig. 26.1 a.
Т5Т4Т3Т2Т1
CPG
fclock
Yст
UCPG
Fig. 26.4. Scheme of digital PPCC synchronizer
Digital PPCC circuits for semiconductor direct voltage converter with
FPÌ (frequency pulse modulation) or for autonomous frequency-
regulated drive invertors are much diﬀerent from given in Fig. 26.1 a, b
ones. Such PPCC form pulses of ﬁxed duration with space interval, reg-
ulated by digital code signals. Two-channel PPCC of that type is shown
in Fig. 26.5, and its operation time diagrams  in Fig. 3.5. The 1 counter
input, working on subtraction, CPG pulses are entering. At moment,
when counter code Yount will decrease from value of YME to zero, U1
back carry pulse is formed on the output, writing code YME into , and
also switching the ﬂip-ﬂop with counting input T1. The signal from the
output T1 writes permanent code Yn into counter 2. The same signal
is setting RS-ﬂip-ﬂop T2 in condition of logic "1". At that, CPG puls-
es begin ﬁlling 2, which is also working on subtraction, across opened
gate AND1. At U2 nulling, back carry pulse U2 triggers ﬂip-ﬂop T2,
gate AND1 locks itself up and CPG pulses don't pass to 2. With next
back carry pulse U1 coming, ﬂip-ﬂop T1 is ﬂipped again and 180◦ phase-
shifted control pulse begins to form in second channel with the help of a
similar circuit. From time diagrams of the circuit's one channel, we can
see that pulse τpulse duration from ﬂip-ﬂop 2 output (Uout1) is always
permanent and is deﬁned by CPG pulse frequency and by permanent
code Ycons value. Space interval betweenUout1 pulses duration τspace de-
pends on the moments of U1 pulses coming, deﬁned by YME and CPG
pulse frequency.
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Fig. 26.5. Scheme of two-channel PPCC
of direct voltage converter with FPM
Duration of pulse τpulse = TcurrentYconst, where Yconst is constant, writ-
ten into 2 with bit number n2.
Duration of space intervals between pulses:
τspace = current(2YME − Yconst), (26.5)
where YME is a code written into counter CT1 with bit number n1.
CPG pulse frequency is deﬁned by set resolution of control the pulse
and interval durations (δτspace = δτpulse = δτ at n1 = n2 = n) and
maximum space interval variation tspacemax :
fcurrent =
1
δτ
= 2n+1/τspacemax (26.6)
Resolution of control pulse and space durations:
δτpulse = τpulsemax/2n2 , (26.7)
δτspace = τspacemax/2n1+1, (26.8)
where τspacemax, τpulsemax are the maximum values of pulse and space
durations equal to the range of duration τpulse and τspace change.
26.2 Digital pulse generators
In digital pulse generators with PWM, modulating function change law
(sinusoidal, trapezoidal, triangular etc.) is set by logic device LD struc-
ture given in Fig. 26.7. An accuracy of modulating function approxi-
mation is deﬁned by quantization points number K at the modulation
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Fig. 26.6. Time diagrams of PPCC with FPM one channel operation
function half-period and amplitude quantization step 1/n. At necessi-
ty of regulating the frequency and modulating function amplitude, the
controlled prescaler CP (frequency divider) and extra logic device (ELD)
must be included into the DG structure. Moreover, the regulation range
and resolution of frequency and amplitude of the ﬁrst PWM pulse pat-
tern harmonic will be deﬁned by the CPG frequency, bit number of codes
Y Ω, CP and by values of modulation depth realized by ALD (add-on log-
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ic device) with the help of Ya codes.
Initial data for preliminary DG designing are modulating function law,
number of time quantization points K and quantization step 1/; PWM
pulse pattern frequency, phase and amplitude regulation range. DG with
PWM designing includes next stages.
Y
Fig. 26.7. Generalized block diagram of DG pulse pattern
with arbitrary periodical low PWM
Presentation of generator output voltage waveform by pulse-width signal.
The output voltage half-period is divided into N = intervals. Width of
voltage pulses in interval is:
τi = Jnt(n sin
ipi
K
) (26.9)
where i = 0, 1, . . . , n− 1, Jnt  function of number integer part (e.g. at
K = 4, n = 8, i = 1 Jnt(8 sin pi
4
) = Jnt× (5, 64) ≈ 6).
For one-side PWM by sinusoidal law, voltage pulse leading edges coincide
with the beginnings of intervals with numbers in and trailing ones with
numbers in+xi, similar interval numbers for two-side PWM are deﬁned
as in− τi
2
and in+ τi
2
.
Composition of Boolean function. Expression describing voltage with
PWM fx in accepted for Boolean algebra notation looks as:
f =
K−n−1∨
i=1
fimi (26.10)
where
fi = fx|x = i; fi ∈ {0, 1};
mi =
M
&
i=1
Ril
l−1−il
Rl ;
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Rl = lim
ε→0
εx
l
=
{
1, xl = 0
0, xl = 1 ;
xl, il are values of Z bit of numbers , i binary presentations:
x =
M∑
l=1
xllM−l; i =
M∑
i=1
il2M−l,
whereM = Jnt(log2nK) is a number of Boolean function variables; Rl 
Rademacher-Galua functions, executing functions of Boolean variables;
mi  minterms or constituents of one decomposition, deﬁned by formula
(26.10) as logic multiplication of variables Rh with variable being a part
of logic multiplication without inversion, if 1st bit of minterm index
mc in number il binary presentation equal to one; and with inversion, if
i = 0. Variables Rt can be easily provided with the help of binary counter
operating in prescaler mode. Expression (26.10) can be rewritten as:
f = Vimi (26.11)
where i  are numbers of intervals where function fx isn't equal zero.
For one-side PWM, expression (26.11) is:
f =
K−1∨
i=0
(
in+τi∨
j=in
mj), (26.12)
and for two-side PWM:
f =
K−1∨
i=0
(
in+
τi
2∨
j=in− τi2
mj), (26.13)
Boolean function investigation. To choose the most eﬃcient method of
received function (26.11) minimization, its class has to be deﬁned. If
function can be referred to some class, then its minimization should be
realized by special methods, if not by general.
Function minimization.Minimization of received functions is carried out
on the basis of Boolean functions theorems and properties.
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Generator circuit construction. The basis of DG circuits construction
is synthesizing a voltage with PWM with following (if necessary) signal
demodulation. Synthesizing is carried out by simulating Boolean function
describing output voltage. Boolean function V and & operations are
simulated by suitable logic elements, connected in executing operations
order of minimized Boolean function. Function variables Rl are simulated
by output signals from binary counter digit outputs with sequential carry.
Number of counter bits is equal to that of function variables.
Thus, the simplest DG block diagram (Fig. 26.7) with PWM contains
CPG, counter, logic device, simulating Boolean function operations and
demodulator on necessity, being the low-pass ﬁlter LPF (isn't shown in
Fig. 26.7) with cut-oﬀ frequency equal to simulating function frequency.
Single-phase DG constructing. Examine the procedure of DG synthesiz-
ing on the particular example of a generator with two-sided bipolar PWM
by sinusoidal law. Let number of signal quantization areas is K = 4 and
that of intervals in the area n = 8 (Fig. 26.8 à).
1. One deﬁnes durations of width-modulated voltage pulses in the num-
ber of intervals equal to the period of CPG pulse repetition by formula
(26.9), and sets numbers of intervals coinciding with leading and trailing
PWM pulse edges: τ1 = 8sin × pi4 ≈ 6, τ2 = 8sin
pi
2
= 8, τ3 = τ1 = 6.
The pulses begin in intervals with numbers in+ τi
2
, i.e. (11, 20, 27).
2. Boolean function contains minterms with number from 5 to 10, from
12 to 19 and from 21 to 26 inclusive. Therefore, due to (26.13) write
f = m5+m6+m7+m8+m9+m10+m12+m13+m14+m15+m16+
+m17+m18+m19+m21+m22+m23+m21+m25+m26. Mintermsmi by
formula (26.10) represent multiplication of M = log24 · 8 = 5 variables
R1, R2, R3, R4, R5.
It is suitable to use Table 26.1 for composing minterms and write their
numbers (indexes) in binary form, and variables of Boolean function Rl
in the next column beginning from high-order bit. If there is one in bit
l, then proper variable is included into multiplication without inversion,
if zero, then with inversion. Minimizing a function has to be carried out
by Quane-McKlusky method. Minimized function is:
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Fig. 26.8. Time diagram, explaining design rules of DG with BWM
according to sine low:
a  by known number of quantization areas K and intervals n;
b  with use of diﬀerentiating a function f
f = R1R3 ∨R1R2R3R5 ∨R1R2R3 ∨R2R3R4 ∨R2R3R5 ∨R2R3R4R5
(26.14)
or in basis of AND  NOT operations
f = R2R3 ·R1R2R3R5 ·R1R2R3 ·R2R3R4 ·R2R3R5 ·R2R3R4R5.
(26.15)
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Table 26.1
Number Binary Number Binary
of presenta- Minterm of presenta- Minterm
minterm tion of minterm tion of
number number
5 00101 R1R2R3R4R3 16 10000 R1R2R3R4R5
6 00110 R1R2R3R4R5 17 10001 R1R2R3R4R5
7 00111 R1R2R3R4R5 18 10010 R1R2R3R4R5
8 01000 R1R2R3R4R5 19 10011 R1R2R3R4R5
9 01001 R1R2R3R4R5 21 10101 R1R2R3R4R5
10 01010 R1R2R3R4R5 22 10110 R1R2R3R4R5
12 01100 R1R2R3R4R5 23 10111 R1R2R3R4R5
13 01101 R1R2R3R4R5 24 11000 R1R2R3R4R5
14 01110 R1R2R3R4R5 25 11001 R1R2R3R4R5
15 01111 R1R2R3R4R5 26 11010 R1R2R3R4R5
Function variables R1 . . . R5, R1 . . . R5 are realized by 5-bit counter (see
Fig. 26.9). Digit outputs are connected with logic element LE inputs.
AND  NOT logic elements of logic device are connected in order of
executing minimized Boolean function operations.
A structure of the generator logic device can be simpliﬁed, if logic func-
tion f ′ equal to one to compose only in intervals coinciding with mo-
ments of beginning and end of each width-modulating voltage pulse (see
Fig. 26.8 b). Such a presentation of function f ′ is equivalent to diﬀeren-
tiating of f function. Reverse conversion of function f ′ into function f
can be easy carried out with the help of ﬂip-ﬂop. At that, we should give
signal on the counting ﬂip-ﬂop input for pulses with numbers i, i+1 not
to be interpreted by ﬂip-ﬂop as one pulse:
f ′′ = f ′G, (26.16)
where G is a function of CPG inverted pulses.
At that, for one-sided PWM:
f ′ =
k−1∨
i=0
(min ∨m (in+ τi)) , (26.17)
for two-sided:
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Fig. 26.9. Scheme of logic device, realizing a function
f ′ =
k−1∨
i=0
(
min − τi2 ∨m
(
in+
τi
2
))
, (26.18)
Such DG block diagram is supplemented by circuit AND, realizing de-
pendence (26.16) and by ﬂip-ﬂop (see Fig. 3.8, ).
For a given example:
f ′ = m5 ∨m12 ∨m21 ∨m11 ∨m20 ∨m27 ∨m0.
After minimizing, function is:
f ′ = R2R3R4R5 ∨R2R3R4R5 ∨R1R2R3R4∨
∨R1R2R3R4R5 ∨R1R2R3R4R5
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To obtain unipolar PWM on the DG output, the block diagram is supple-
mented by two two-input coincidence circuits and by operational ampli-
ﬁer (Fig. 26.10 b). The pulses from ﬂip-ﬂop output enter one coincidence
circuits inputs and those from extra ﬂip-ﬂop output connected to high-
order counter bit are proceed on other. Signals from coincidence circuits
proceed on the inverting and non-inverting operational ampliﬁer inputs.
Circuit of DG LD is shown in Fig. 26.11 a and diagrams explaining its
work are in Fig. 26.11 b.
Described method of DG with PWM by sinusoidal law building can be
used when developing the one with PWM by random periodic modula-
tion law.
OutputQ1
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Q2...
DL
AND
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С
Т
f’ f”
f
CPG
Output
Q1
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AND
&
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С
Т
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&
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&
CT
CT
Fig. 26.10. DG scheme, realizing converting function of f ′ into f :
a  with output pulses with one-sided PWM by sine low;
b  with output pulses with two-sided PWM by sine low
Multiphase generators with uncontrolled phase shift angles. Steps for mul-
tiphase circuits design are diﬀering only by the fact that not one, but
m (by number of phases) functions describing output voltage are ex-
amined. As a result, block diagrams of multiphase generators will be
similar to those of single-phase with LD having moutputs by number of
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Fig. 26.11. Logic device scheme, realizing: a  function f ′;
b  time diagram, explaining its operation
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DG outputs. LD structure is deﬁned by functions' minimized system:
f0 =
∨
i
mi (26.19)
where are numbers of minterms deﬁned by formulas (26.17) or (26.18)
subject to modulation type.
Equation for other phases shifted on angle jpi/m (j=0, 1, . . . , m− 1),
fi =
∨
i
mi+ jnKm
(26.20)
At that, if i+ jnKm > nK, then minterm index is i+ jnKm − nK.
For three-phase voltages system UA, VB , UC , given in Fig. 26.12, system
of three equations is got:
fA = m5 ∨m11 ∨m12 ∨m20 ∨m21 ∨m27 ∨m0
fB = m1 ∨m9 ∨m10 ∨m16 ∨m21 ∨m26 ∨m0
fC = m5 ∨m10 ∨m15 ∨m21 ∨m22 ∨m30 ∨m31
(26.21)
or taking into account the expression (26.10):
fA = R1R2R3R4R5 ∨R1R2R3R4R5 ∨R1R2R3R4R5 ∨R1R2R3R4R5∨
∨R1R2R3R4R5 ∨R1R2R3R4R5 ∨R1R2R3R4R5;
fB = R1R2R3R4R5 ∨R1R2R3R4R5 ∨R1R2R3R4R5 ∨R1R2R3R4R5∨
∨R1R2R3R4R5 ∨R1R2R3R4R5 ∨R1R2R3R4R5;
fC = R1R2R3R4R5 ∨R1R2R3R4R5 ∨R1R2R3R4R5 ∨R1R2R3R4R5∨
∨R1R2R3R4R5 ∨R1R2R3R4R5 ∨R1R2R3R4R5.
Function system (26.21) minimizing is usually performed in tabular form.
At that, an order of minimizing is following:
a) Table 26.2 is composed with all the minterms from equation system
(26.21) being written in the left part and functions containing these
minterms in the right part;
b) the operations are carried out of minterms "gluing", diﬀered by one
multiplier xy ∨ xy = x, common minterm pairs' parts are written into
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Fig. 26.12. Time diagrams of the three-phase DG
output signals at K = 4, n = 8
Table 26.3 and functions are marked, containing corresponding minterm
pairs;
c) system minterms "absorption" operations are carried out by simple
implicants x ∨ xy = x (simple implicants are "unglued" minterms of
system and rest minterms common parts);
d) Table 26.4 is fulﬁlled in the form of matrix, the horizontal inputs of
which are simple implicants, vertical ones are all the system minterms,
the functions, their content are marked near the minterms and impli-
cants; matrix cells marked by sign (×) mean minterm absorption by
corresponding implicants;
e) the structure of Table 26.4 is analyzed; implicants marked by sign (×)
in column mi with function fA, fB or fC , must necessarily be a part of
ﬁnal minimized
function, since only one implicant can absorb minterm mj , such im-
plicants are marked by asterisks; for minterms absorbed by unmarked
implicants, smaller implicants are chosen and are also marked by aster-
isks.
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Table 26.2
 Functions  Functions
 Minterms containing  Minterms containing
minterms minterms
1 m0 = R1R2R3R4R5 fA, fB 9 m16 = R1R2R3R4R5 fB
2 m1 = R1R2R3R4R5 fB 10 m20 = R1R2R3R4R5 fA
3 m5 = R1R2R3R4R5 fA, fC 11 m21 = R1R2R3R4R5 fA, fB , fC
4 m9 = R1R2R3R4R5 fB 12 m22 = R1R2R3R4R5 fC
5 m10 = R1R2R3R4R5 fB , fC 13 m26 = R1R2R3R4R5 fB
6 m11 = R1R2R3R4R5 fA 14 m27 = R1R2R3R4R5 fA
7 m12 = R1R2R3R4R5 fA 15 m30 = R1R2R3R4R5 fC
8 m15 = R1R2R3R4R5 fC 16 m31 = R1R2R3R4R5 fC
Table 26.3
Numbers General Functions Numbers General Functions
"bonded" minterms containing "bonded" minterms containing
minterms part minterms minterms part minterms
(Table 5) (Table 5)
1,2 R1R2R3R4 fB 8,16 R2R3R4R5 fC
1,9 R2R3R4R5 fB 9,10 R1R2R4R5 
2,3 R1R2R3R5  10,11 R1R2R3R4 fA
2,4 R1R3R4R5 fB 10,12 R1R2R3R5 
3,11 R2R3R4R5 fA, fC 12,15 R1R3R4R5 fC
4,6 R1R2R3R5  13,14 R1R2R3R4 
5,6 R1R2R3R4  13,15 R1R2R4R5 
5,13 R2R3R4R5 fB 14,16 R1R2R4R5 
6,8 R1R2R4R5  15,16 R1R2R3R4 fC
6,14 R2R3R4R5 fA
Set of marked simple implicants covering together all columns of Ta-
ble 26.4 will be full disjunctive members of minimized Boolean function
system subset.
Minimized Boolean function system by marked implicants:
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fA = R2R3R4R5 +R1R2R3R4R5 +R1R2R3R4+
+R2R3R4R5 +R1R2R3R4R5;
fB = R2R3R4R5 +R1R3R4R5 +R2R3R4R5+
+R1R2R3R4R5;
fC = R2R3R4R5 +R2R3R4R5 +R1R3R4R5+
+R2R3R4R5.
(26.22)
Table 26.4
?????????????????
Logic device scheme of three-phase generator and diagram explaining its
operation, built by equations (26.22) are given in Fig. 26.13.
Such multiphase generators circuits' construction has number of advan-
tages: synthesizing of multiphase voltage from reference frequency high-
precision pulses with the help of LD provides phase shift (high symme-
try) stability comparable to that of reference frequency; a possibility of
synchronizing the output signals by each phase separately or simultane-
ously by external signal (for that purpose, counter zero setting must be
carried out by external synch-pulse); possibility of multiphase voltage
system rotation relatively to synchronizing signal phase with the help of
synch-pulses delay.
Identity of one-phase and multiphase generators allows say that m-phase
signal frequency and amplitude regulating is carried out in the same way
as in one-phase variant in wide limits.
Digital generators with controlled phase shift angles. The method is laid
into the base of proposed method of phase shift angles regulating, of each
phase voltage forming by logic devices connected with counter outputs
across code transfer circuits (CTC).
The m-phase DG circuit (look Fig. 26.14 a) contains m logic elements
LD1 . . . LDm in this case. Counter outputs are directly connected with
LD, and across current transfer circuits CTC with LD2 . . . LD. Counter
output signals transmission is carried out with inversion or without
it, relatively to control code Yφ of CTC, which scheme is given in
Fig. 26.14 b. Because of such generator's block diagram construction,
phase shift angles can be regulated according to law:
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Fig. 26.13. Logic device of three-phase DG with PWM by sine low:
a  scheme; b  operation time diagrams
ϕ =
Yϕ
2r
ϕmax =
Yϕpi
2r−1m
(26.23)
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in a range pi
m2r−1
. . .
2pi
m
with resolution pi
m · 2r−1 , where r is a numberof control code Yφ bits.
Coeﬃcient of phase shift angle overlap:
Kover.phase =
ϕmax
ϕmin
=
2pim2r−1
mpi
= 2r, (26.24)
and relative resolution:
δϕ
ϕ
=
pi
m2r−1
· m
2pi
= 2−r (26.25)
For three-phase DG with regulating output signals phase shifts and con-
trol code Yφ with bit number r from 4 to 8, coeﬃcient of phase dis-
placement angle overlap Kover.phase= 16. . . 256, and relative resolution
of angles δφ/φ=006. . . 0.004.
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Fig. 26.14. a  scheme of DG with controlled phase shift angles;
b  transfer scheme of phase control code Yφ
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RESUME
It is necessary to understand It should be memorized
1. While advanced projecting, the
developer has to choose PPCC
structure and elements, compute
clock frequency, scheme element
and controlling code's bit number.
2. At control angle α > 180◦, CPG
pulse frequency to be chosen from
required range provision of control
angle Rv change rather than reso-
lution δα.
3. To provide required control an-
gle instability, CPG scheme is to
be chosen, for which pulse repe-
tition period deviation from the
rated value to satisfy a condition:
∆Tcurrent/Tcurrent ≤ ∆τpulse/Tc
4. When using PPCC for single-
phase alternating voltage con-
troller, skewness permissible value
provision is crucial issue.
5. PPCC control angle variation
low for single-phase a.v. controller
is linear and is inversely propor-
tional to the code value.
6. Digital PPCC is used to convert
digital code signals on BE output
into the controlled phase or dura-
tion pulses.
1. The concepts deﬁnition: pulse-
phase control scheme; control an-
gle α variation range; set-up
change resolution of control angle
δα; pulse width control resolution
δτpulse; control angle instability;
permissible skewness value of con-
trol angles.
2. PPCC generalized structure.
3. Unit measures of magnitudes:
set-up change resolution of control
angle δα; pulse width control res-
olution δτθ; control angle instabil-
ity; skewness permissible value of
the control angles; clock oscillator
pulse frequency.
4. Ôîðìóëû:
fcurrent = 180/δαTc  CPG pulse
frequency;
∆τpulse = 2n∆Tcurrent  duration
absolute deviation;
5. Concepts deﬁnition: pulse-
width modulation, Boolean
function; counter, logic device,
digital generator (oscillator),
minterm.
6. Main block diagrams of digital
generators.
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RESUME
7. Modulating function change low
in digital PWM generators is given
with logic element structure.
8. PWM voltage is to be described
by Boolean function.
9. The base of DG scheme con-
struction is synthesizing the volt-
age with PWM with following sig-
nal demodulation.
10. Development steps of multi-
phase schemes generators diﬀer on-
ly by consideration of m (by phase
number) functions deﬁning the ini-
tial voltage, instead of single one.
7. Expression describing PWM
voltage in notations, standard for
Boolean algebra:
f =
∨K−n−1
i=1 fimi.
8. τi = Jnt(n sin
ipi
K
)  pulses'
width in the intervals.
9. The shift angles can be regulated
in DG with controlled phase shift
angles according to low:
ϕmax =
Yϕ
2r
ϕmax =
Yϕpi
2r−1m
10. Kphase.over =
ϕmax
ϕmin
=
=
2pim2r−1
mpi
= 2r  phase shift
overlap factor.
You should to be able:
1. Deﬁne the concepts: variation resolution of control angle set-up δα;
pulse width control resolution δτpulse pulse; control angle instability;
control angle skewness permissible value; pulse frequency of current pulse
generator (CPG).
2. Chose the elements and structure of PPCC, compute the CPG fre-
quency, scheme elements and control code bit number.
3. Write down the basic formulas required to calculate PPCC.
4. Deﬁne the concepts: pulse-width modulation, Boolean function,
counter, logic device, minterm.
5. Describe the PWM voltage with Boolean function and learn to de-
termine the obtained function class. 6. Write-down the basic functions,
necessary for calculation of PWM generators.
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CHAPTER 27 MICROPROCESSOR
CONTROL SYSTEMS
27.1 Construction principles of processing plants
MP control systems
The traditional SPS control systems of beam processing plants were
being built as devices with ﬁxed logic function (with so  called ﬁxed
logic) and were realized from the big number of integrated circuits with
large and small integration scale.
Using programmable (microprocessor  based) control systems in most
cases was economically unproﬁtable. However, this situation was changed
owing to the appearance of comparatively cheap microprocessor  based
means and full set of the interface systems and controllers as well. Control
systems' building on the full microprocessor sets (MPS) greatly simpliﬁes
a problem of the SPS designer.
Next factors, which were conductive to the development of micropro-
cessor's technique, became increased circuits' areal packing density and
increased operation speed of last developments. Really, due to the ÌÎS
technology, it is possible to place 6  7 thousands transistors per crys-
tal (family KP580). High-quality technology of NMÎS (n-channel MOS)
gives 70 thousands of transistors per crystal (family KM1810). For the
systems controlling the converters, operating speed is an important fact.
The ÌÎS-technology allows operating with clock frequencies 2. . . 3 MHz,
NÌÎS with f=5 MHz, that however, allows using microprocessors for
beam plants' control.
Microprocessor systems in the beam plants can perform functions of
control computer or CS of some blocks of SPS with these functions being
possible to unite in the simple systems.
The advantages of using programmable SPS CS based on MP in com-
parison with the circuits on the ﬁxed logic are in their lager ﬂexibility,
smaller cost and less time of elaboration.
At present, usage of MP CS instead of that with ﬁxed logic is considered
to be expedient, if microprocessor replaces in the developed combination-
al  logic or serial circuit not less than 50 integrated circuits; demands
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to the ﬂexibility or possibility of system extension, data acquisition and
processing are made; there must be realized logic operations; it is needed
to make arithmetic calculations; signiﬁcant demands are not made to a
speed.
There are such lacks of microprocessor's systems: from the circuitry point
of view, control computer or MP CS can be seen as standard element
of increased complexity, which structure and parameters alongside with
other elements such as ROM, RAM, counters, registers can be found
in the handbooks. However, for using MP, it is necessary to master
the programming, and that is the main feature which MP apparatus
engineers-developers are confronted with. Besides, when designing the
microprocessor system, the specialists in the ﬁeld of SPS development,
earlier designed small systems, should increase their qualiﬁcation to the
level permitting to possess in the further an ability of independent de-
veloping all the system.
Operation of process plants (PP) is connected with a necessity of con-
trol, regulation and indication of diﬀerent parameters of the fabrica-
tion process. Using microprocessor's devices as a control computer with
developed periphery and interfaces for connection with equipment and
computers of higher hierarchy, controlling the production as a whole,
with eﬀective system and specialized software allowed creating quali-
tatively new control systems with beam manufacturing equipment. In-
stead of hardware realization of the most control functions of the process
plant, there created uniﬁed control microprocessor's systems with devel-
oped software and modules' set of adapting with the object. There was
an opportunity of realization of information acquisition, processing and
presentation, check and diagnostics of process plants' blocks, motion in-
terpolation and correction of the processed material by the set contour
with a given speed, control of beam process some parameters with use
of accepted mathematical model and other functions. At that, an ap-
plication of the microprocessor sets of families' Ê580, ÊÐ1810, ÊÐ1802,
Ì6800, Ì68000, /8086, Z80 or standard microcomputers, for example
Neuron È9.66, Electronics -85, ÅÑ-1840 etc appear to be eﬀective.
The type of used microprocessor set or microcomputer in the created
control systems is taken relying on the analysis of speciﬁcation to the
projected beam plant or to its blocks. First of all these are the necessity
of logic processing of income by the analog and discrete inputs infor-
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mation, realization of the auxiliary functions of programmable input 
output LSI adjustment, channels' organization of serial data transfer,
release of output control signals, etc. The requirements to the operating
speed of microprocessor system is determined by organization of multi-
programming operation mode with the synchronous check and control
of some beam process' parameters and synchronous controlling the ma-
nipulator for processed material transportation.
There are three principles at the heart of MPS construction  bus prin-
ciple, modularity and microprogramming control. Bus principle deter-
mines channel nature of the MPS components' communications all the
devices are connected to the one uniﬁed channel. Modularity principle
consists in system building on the basis of uniﬁed limited modules line,
characterized by functional and structural completeness. The principle
of microprogramming control intends the possibility of elementary ac-
tions' realization (shifts, data passing, logic bitwise operations, etc), that
widens operation possibilities, allows taking into account the speciﬁcity
of solvable problems of control, check and diagnostics.
At such systems' construction, single channel (system bus) provides high
ﬂexibility and allows increasing controlling and computing powers of
MPS by means of connecting the uniﬁed computation modules to the
system bus. Computation module (Fig. 27.1) in the general case includes
module of CPU, realizing control functions in the system; memory card,
including ROM and RAM devices, intended for data and programs stor-
age; input  output modules that realize coupling of microcomputer with
input  output devices, with actuation units (AU) and parameter sensors
of processing plants and process, with operator console and data display
units.
HDD ADPD OCD DTA
Processor Memory HDD 
controller
ADPD
controller
OCD
controller
DTA
controller
Fig. 27.1. Block diagram of the computing module with the interfaces of I,
II, III and IV level
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Fig. 27.1 shows such modules the controllers of hard disks drive (HDD),
line printer (LP), intercoupler with operator (IO), data terminal equip-
ment (DTE).
Communication between the separate blocs in the computation mod-
ule, and also that of module with controlled object and peripherals are
realized with the help of standard uniﬁed communication channels (in-
terfaces).
All the interfaces can be divided into levels I, II, III (Fig. 27.1). The
structure of interfaces of I level (called processor  based) is determined
by the family of MPC, which serve as a basis for computing module.
Processor interfaces contain address bus (AB), intended for datacom,
data bus (DB), by which data exchange is carried out, and control bus
(CB), intended for control signals transmission, determining modules
operation modes. Physically buses can be united and used in time sharing
mode. The interface parameters of I level are interface "Unibus" (UB),
radial 2K, backbone-module È41, Q  bus, MULTIBUS.
The interfaces of II level connect controllers of the external devices with
peripherals (PR). Interfaces of II level allowed limit types quantity of
PR controllers at PR large variety owing to standardization of interfaces
inside the PR of single functional group. An examples of the parameters
of II level interfaces are: the interface for radial connection of devices
with parallel information transmission, interface of punched  tape ma-
chine, those of printing ones, of tape drives, of disk drives. Interfaces
of III level connect remote peripherals (terminals) and organize change
between computation module and terminals using minimal number of
wires. Examples of the interfaces of III level can be the interface for ra-
dial connection of the devices with serial information transmission, joint
C2, interface of line communication with serial information communica-
tion.
Besides the above  listed interfaces there are the interblock interfaces,
controlling information interchange between computation modules (for
example interface for exchange organization between aggregate modules
of computation complexes, the one  for multiprocessor information
management systems building). In that case, the interface includes also
the arbitration bus (priority requests processing of access to memory,
common for computation modules).
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Standards on the interfaces ease parameters standardization of power
supplies and modules of interface units, and create perspective for local
control networks building of ﬂexible computerized manufacturing.
27.2. Control systems based on MP complex
The generalized block diagram of a control microprocessor system (MP
CS) of beam process plant is shown in Fig. 27.2.
The main system's block is a central processor unit (CPU), providing
the realization of control algorithm. The presence of the developed in-
terrupt system and timer gives possibility of CPU operation in the real
time, processing the emergency signal and organization of contacts with
terminal and with computer of higher standard, for example with one,
controlling technological process or shopﬂoor computer, if such is.
The microprocessor system, shown in Fig. 27.2, contains the next mem-
ory modules:
PROM  for write and storage of control program, received during the
learning process, repeated write being possible. The control program of
SPS of beam plant must be located in PROM to be kept by switching oﬀ
feed, which complicates programming a little, as stack cannot be used,
but eases hardware component;
ROM  for the functional software storage;
RAM  for the current processing information storage.
Program inputting and editing are realized with the help of the pro-
grammer, which connection to the intersystem backbone is made by the
circuit of the serial interface 17. With the help of the same scheme 16,
the connection is realized with the exerciser, which can be formed as
the elementary console with buttons and indicators. The opportunity
of inclusion in the structure of microprocessor operating system of the
block 13 of the photo scanning device for input of the information from
a punched tape (for example, type ÔÑ1501, Czechoslovakia production)
is shown in Fig. 27.2 and 14 of the punching tape device (for exam-
ple, ÏË150, production of the USSR or ÄÒ1055, production of Poland).
There also shown the possibility of connection in this conﬁguration of
block I5 of a magnetic tape external storage (accordingly "Iskra 005-33"
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Fig. 27.2. Block diagram of microprocessor system of control the beam
processing plant
of USSR production or bit cassette recorder). Their control modules
complete all these functional devices. Parallel adapter 8 realizes control
system's connection with the computer of upper level (for example, the
shop computer, computer of the registration and a whole manufacture
control, etc.) if such is available. The interfaces of I/O devices 11, 12 con-
nect the microprocessor system with sensors or other devices, which give
information about technological process or processing plant condition,
and with AU, receiving control signals. The multiplexers and interface
circuits are a part of sensors' controllers and AU.
As an example, examine realization of the main blocks of microprocessor
control system based on the LSI of family ÊÐ580. The central processor's
module is made from a several LSI and it contains processor in the
minimal conﬁguration, sync circuits and the interface with the system
bus. A basis of the CP is microprocessor LSI ÊÐ580ÈÊ80À, representing
8-bit parallel single  chip microprocessor, made on n-channel MOS-
technology.
For CP synchronization, there has been processed particularized inte-
grated circuit (IC) of system generator ÊÐ580ÃÔ24, forming two clock
pulse patterns with required time and amplitude characteristics F1 and
F2, given on the corresponding microprocessor's inputs, and pulse pat-
tern F2TTL with a voltage level of transistor  transistor logic (TTL),
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used for synchronization of outside devices. The system generator also
synchronizes external ready signals, setup and a state strobe STSTB,
used for write of status byte.
CP interface with the system bus is needed for power increasing of ad-
dress bus (AB), data bus (DB) and formation of missing control sig-
nals of control bus (CB). For increasing output capability of AB and
DB, MP uses bus formers  Ê589ÀÏ16, ÊÐ580ÂÀ86 or ÊÐ589ÀÏ26,
ÊÐ580ÂÀ87, diﬀering by the invertors at the output.
ICs Ê589ÀÏ16, Ê589ÀÏ26 represent 4-bit formers  commutators, sup-
plying the load current of 50 mA and voltage of logic unit not less than
3.5 V, ICs ÊÐ580ÂÀ86, ÊÐ580ÂÀ87  8-bit bidirectional formers, sup-
plying load current of 32 mA.
Limited number of the outputs (270) of MP LSI ÊÐ580ÈÊ80À doesn't
allow connecting all the necessary lines of CB directly on the LSI out-
puts  there is absent, for example, signal "conﬁrmation of interrupt"
not separated signals "memory reading" and "I/O reading", "memory
write" and "I/O write". Missing control signals are taken out by tempo-
rary multiplexing of data bus. At the beginning of every machine cycle,
processor quickly, during the period of sync pulses, gives on the DB sta-
tus byte, following by the sync signal at the output SYNC. There is LSI
of system controller ÊÐ580ÂÊ28 in family ÊÐ580 composition, realizing
formation function of these control signals and power rising of DB.
IC ÊÐ580ÂÊ28 contains bidirectional bus former, possessing three
states, state register, in which the processor state word is written by
the signal STSTB of system generator and formation circuit of control
signals, representing the combinational logic circuit. Besides, the inte-
grated circuit allows automatically forming command code RST7 (ma-
chine code FF) when the receiving by the microprocessor of interrupt
request, that gives possibility to build simple system of interrupt pro-
cessing with one interrupt level (at that, pin of LSI ÊÐ580ÂÊ28 INTA
must be connected to the +12 V).
At the input of system controller LSI the external signal of bus permis-
sion can be applied, for example signal of BP from the direct memory
access output (DAA) or signal HLDA from the output of CP.
The circuit of CP in the minimal conﬁguration is shown in Fig. 27.3.
Mention that when using the set M6800, the circuit of system controller
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is not used, as microprocessor generates all the control signals indepen-
dently. The processor unit in this case also contains clock signals gen-
erator and buﬀer circuits (8Ò97 (Motorola), 4367 (Texas), 8216, 8226
(Intel), Ê589ÀÏ16, Ê589ÀÏ26, ÊÐ580ÂÀ86, ÊÐ580ÂÀ87).
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Fig. 27.3. Central processor scheme
For the CPU functional possibilities extension, the means of priority
interrupt requests from the peripherals, means of formation of timing
signals and those of bus request processing (bus arbiter) are included in
its structure.
Interrupts system. The presence of interrupt system gives a processor
a possibility of quick response on all the changes in technological pro-
cess and apparatus  for example, passes on to the special program of
emergency processing; makes exchange with device, slowly accumulat-
ing information by the device ready signal to exchange; synchronizes
CPU with SPS operations and beam plant in general. Microprocessor
ÊÐ580ÈÊ80À has single input of interrupt request INT. However, re-
ally there can be many external sources of interrupt requests: input 
output data devices, timing device, emergency sensors, and they can have
diﬀerent priority (importance). The interrupt system represents a device
of priority processing of some interrupt requests and allows interrupting
the execution of the current program, to execute highest priority's re-
quest service subroutine, and then returns to the interrupted program.
The interrupt system in general case, has to solve such problems: re-
ceive and storage of interrupt requests for a time of their processing
by CP; permission  prohibition of processing the separate interrupt re-
quests (sometimes it is convenient for example when debugging a system,
to ignore some request, in the other words forbids its processing for a
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while); identiﬁcation of received request, i.e. supplying program's transi-
tion on the subroutine execution of a given request serving; preservation
 renewal of the processor condition; the priority processing of interrupt
requests, i.e. providing request processing with the highest priority, when
synchronous coming of some requests, placing and changing of priorities.
The interrupt system consists of a single or several LSI of programmable
interrupt controller (PIC) ÊÐ580ÂÍ59.
The feature of LSI is possibility of its programming on the diﬀerent pro-
cessing regimes of 8 interrupt requests in the real time scale, possibility
of the extension till 64 interrupt requests by the way of cascading with
another LSI ÊÐ580ÂÍ59. The block diagram and the order of interrupt
controller programming are described in the literature.
Receipt and storage of interrupts are realized in the following way: to
every request, contained in the LSI ÊÐ580ÂÍ59, one register's bit cor-
responds, which is set in unit by the leading edge of interrupt request
pulse signal, is stored during time, needed for request service, and at the
end of request service, subroutine is soft dropped into zero.
Interrupts disable is realized by way of requests masking. Every bit of
mask register of LSI ÊÐ580ÂÍ59 corresponds to one of interrupt request
inputs. For some request disable, masking value (logic "1") is written
in the corresponding bit of the mask register. This value blocks in the
masking circuit the needed request input. For request enable, later the
corresponding mask bit must be dropped  set in logic "0". Any interrupt
request is soft masked or dropped. There are two masking regimes: usual
and special masking of the request, called the interrupt. Special masking,
unlike the usual, changes priority processing of the interrupt requests,
if the interrupt service's subroutine masks request that called it. In this
case, while usual masking, the interrupt requests of lower priority will be
forbidden. Special masking regime allows passing of interrupt requests
with lower, than running, priorities.
The identiﬁcation of interrupt requests' sources. The controller
ÊÐ580ÂÍ59 can be programmed in two identiﬁcation regimes of inter-
rupt request's sources: interrogation and vectorial identiﬁcation.
In the ﬁrst regime, MP reads the contents of LSI service regis-
ter and analyzes every bit of read word. In the second regime
the coder forms the interrupt vector VVV, representing 3-bit bina-
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ry code of interrupt request number. Address of the service sub-
routine is formed in the form of three-byte command CALL ADR,
where ADR is determined as A15A14A13A12A10A9A8A7A6V V V 000 or
A15A14A13A12A10A9A8A7A6A5V V V 00. Last address record provides
subroutine allocation of interrupt service not in 8, but in 4 bytes.
Storage  renewal of the processor state. There is the most eﬀective to use
a stack for the contents storage of the accumulator program counter, ﬂags
and the operating registers. Therefore, when operating with the interrupt
system in the chief part of program, it is necessary to foresee the stack
loading by initial address. Storing and renewal of the program counter
contents are realized automatically by commands execution CALL ADR
and RET. Storing and renewal of the contents of another registers are
realized with the help of commands PUSH and POP at the beginning
and the end of the interrupt request service subroutine.
Priority processing of interrupt requests. Algorithm of the priority pro-
cessing can be realized in three regimes: with ﬁxed priorities, with cycli-
cally changing priorities automatically by the request service; with cycli-
cally changing priorities by the program command.
In the regime with ﬁxed priorities, the priority level is given to every
interrupt request.
The regime with cyclic priorities, automatically changing after request
service, is characterized by the levels of priority requests being changed
after serving the every request. Served request is given the lowest priority,
and the next one  the highest.
The regime with cyclically changing priorities by the program's com-
mand is similar to the last one, but the lowest priority is soft set.
Before PIC start of operation, the value of the lowest priority is needed
to be loaded in the current priority register. The priority processing
of interrupt request is based on the comparison of vectors of current
and recently received interrupt requests. If during the interrupt request
service, there was received another interrupt request with higher priority,
MP interrupts processing current request and goes to the subroutine
of interrupt request service with a higher priority. After ending of this
subroutine, MP returns to serving of the current interrupt request. At
that, the functions of storage and renewal of the current priorities are
executed by the subroutines of interrupt service.
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In MP CS of beam plant, right distribution of priorities is of great im-
portance. The highest priority is appropriated to the critical interrupts
(for example, to the emergency signals, those of parameters attainment
of limiting value, etc); the next priority  to the operator's console, then
to the real  time timer; the lowest priorities  to the peripherals, which
have uncritical latency (for example, to the typewriter, making periodic
print of parameters' values).
When projecting the interrupt system, it is needed to examine the most
intensive operating mode of MPS, when interrupt requests come at once
and with maximally possible for this request frequency, and to certain
that requests with higher priority don't block one with lower priority.
The system of timing signals formation. The control systems of SPS
and beam plants must generate pulse patterns, which pulse ratio and
period can be soft changed, single strobbing (gating) signals; measure
the length of interval; realize time delays, clocks of real time, digital
counter. Imposing these functions on the MP is inexpediently, as while
timing signal forming, the MP cannot process other information.
Means of timing signals formation allow forming pulse patterns with
needed time characteristics and to free processor for other operations'
realization.
In the family of LSI ÊÐ580, LSI of programmable timer ÊÐ580 ÂÈ53
realizes timing functions. Timer has 3 independent channels, every is
built on the basis of 16-bit subtract counter with possibility of preset,
operating in the binary or binary-decimal scale of notation with count-
ing frequency till 2 MHz. Outputs of timer channels are used as time
interrupt requests.
Memory system. Processor ÊÐ580 ÈÊ80À is oriented for the byte's mem-
ory organization with the capacity of 64K×8. The problem of modules'
designing RAM, ROM and PROM are in memory designing of the re-
quired capacity and organization, and building of the interface with sys-
tem bus.
LSI of ROM and PROM more often have organization N×8, i.e. needed
for MPC of family ÊÐ580 bit capacity. LSI of a permanent memory usu-
ally has address inputs, some chip-select inputs CS and 8 data outputs.
The AB low-order bits are given on the LSI address inputs. The CB
signal "memory reading" is given on one of the inputs of LSI CS, on the
742
other  the active level (logic "0" or "1"), if ROM's capacity in the single
LSI is enough for a given system. If bigger memory capacity is needed
than in the one LSI of MD, on the input of LSI CS are given signals
from decoder's output (DC), connected to the high-order bits of AB. By
the active level of "memory reading" signal, read out from one MD LSI,
determined by DC happens. Coupling of ROM with DB is most simple
realized for ROM, possessing output data bus with three conditions or
with opened collector, in those cases bus of ROM is directly connected
to DB. In the other cases for necessary output capability supplying it is
needed using bus formers, for example ÊÐ580 ÂÀ86.
LSI of RAM are divided into the static and dynamic ones. LSI of dynamic
RAM diﬀer by the big capacity and low power consumption comparing to
the static, but interface of dynamic RAM is more complex, as it is needed
a special block of memory regeneration and that of conﬂicts resolution
between memory accesses from processor and from the restore block.
LSI of RAM more often have organization N × 1, have some address
inputs, data input and output, control signals of reading/writing and a
chip-select input. RAM memory space (capacity) growth is similar to
that of ROM space with the help of decipherer. Bit-capacity growth is
realized by connection of separate RAM' LSI to every bit of DB. At that,
bidirectional data bus is necessary to divide into the input and output
buses with the help of bus formers. Example of RAM building with space
1K×8 on the static LSI of family Ê565 ÐÓ2 is shown in Fig. 27.4.
By way of DC is used Ê155 ÈÄ4, and interfacing with the system of DB
is realized with the help of ÊÐ580 ÂÀ86. Bus aligners can be made on
the LSI Ê589ÀÏ16 or on the buﬀer registers Ê589ÈÐ12, ÊÐ580ÈÐ82.
When writing to the RAM, the direct connection of outputs D17 . . . 0
to DB under the signal CS of DC output is happened. Bus former
ÊÐ580ÂÀ86 being switched oﬀ, as it is absent microprocessor's signal
DBIN. In the regime "reading from RAM", bus former connects the
outputs DO7 . . . 0 of RAM with the system bus. Bus former selection by
the coincidence of signals CS from output of DC and DBIN excludes
oncoming switching of bus former and RAM inputs.
Using the dynamic RAM for formation of addresses and control signals
in the operating condition and regeneration, the controller of dynamic
memory is used. The controller realizes arbitration of regeneration and
access from the MP side, fulﬁlls necessary actions for regeneration inde-
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Fig. 27.4. RAM scheme of capacity 1K×8 on static LSI of family K565PÓ2
pendently and connects with processor only by realization of read-write
operations, triggered by the processor. For the processor, asynchronous
memory doesn't diﬀer from static, but sometimes its demands are de-
layed, if memory is occupied by the regeneration. The ﬁrm Intel processed
the controller 8202, which allows controlling 4 memory blocks (banks) of
capacity in 16 KB. The feature of LSI dynamic memory is comparative-
ly big memory capacity that leads to the necessity of address outputs
number decrease by way of multiplexing them in time. Thus, in LSI of
dynamic RAM Ê565ÐÓÇ 16K×1 there are 7 address outputs, instead
of 14, and signals are applied on them in series in time. First 7 lower
memory bits come, followed by special signal (row selection RAS), and
then 7 higher bits come, followed by the signal of column selection CAS.
Reading is happened in the moment of signal's CAS action, writing  by
the synchronous action of signals CAS and WE (write enable). Output
of LSI while writing, is in the high impedance condition; therefore, by
the LSI connection to the DB, bus' aligners aren't needed.
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For memory system extension, a principle of memory paging is employed.
In this case, direct addressed memory (64 KB) is examined as single
page, for example zero. For memory organization of capacity of 1 MB, it
is needed 16 pages (1 MB=16×64 KB). For selection of speciﬁed page, 4-
bit port of page selection and 4-bit decoder are used. The decoder output
signals are connected to the CS outputs of each page memory LSI.
External memory. External memory represents a MD on the magnetic
disks, tapes and punched tapes. External memory has a big capacity
and is unbreakable by feed's switching oﬀ, but has slow speed of I/O.
Therefore, its information is usually rewritten in the RAM a big at a
time. External memory is connected to the microprocessor system by
way of I/O interface. It usually contains a part of microcomputer OS,
loading programs, translation, debugging and editing of initial programs.
Exchange between external memory and RAM is realized with the uti-
lization of direct memory access (DMA) channel.
Input  output system. I/O system contains means of coupling with ex-
ternal devices (ED, peripheral) and means of exchange control. Exchange
control is realized by the processor itself or by specialized interchange
controller or I/O processor.
When designing I/O system, it is needed to solve problems of data stor-
age and its access from the processor side, and a problem of exchange
control as well. When required, a conversion of ED data format to the
parallel byte format used in MP ÊÐ580 ÈÊ80À, is to be realized.
ED storage and data access are realized analogously to those of the
memory cells. For this purpose, the separate registers, register arrays or
RAM, possessing three stable output formers are employed. Used reg-
isters are called I/O ports. Every ED is connected to the several ports
and exchange with ED is realized by reading (writing) from correspond-
ing ports. Access to the ports is realized by way of their addressing and
elaboration of reading signals, writing of I/O devices (IOR, IOW).
The LSI of parallel exchange programmable interface ÊÐ580ÂÂ55 and
families Ê589  Ê589ÈÐ12 LSI compatible with that of Ê580 are used
as I/O ports.
The programmable interface of parallel exchange ÊÐ580ÂÂ55 (parallel
adapter) has three 8-bit ports A, B and C with control circuits (channel
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C being divided into two 4-bit subchannels C' and C), which can be
programmed independently from each other on the regimes of simple
I/O (for ports A, B and C', C); strobbing I/O (for ports A and B, and
control signals being passed through channels C', C); bidirectional one
(only for port A, control being realized by channel C).
IC Ê589ÈÐ12 represents multimode buﬀer register, consisting of 8bit
strobe register with selection circuits and output data formation and ﬂip-
ﬂop. The register is used for data storage, and a ﬂip-ﬂop for memorizing
the strobe signals.
Exchange control is realized by three methods: programmable exchange,
exchange by interrupt; the DMA channel exchange.
Programmable exchange is realized by initiative of processor. The simple
I/O (is made without ED status poll) and strobe I/O (on dependence
on the ED state) being diﬀered at that.
At the simple I/O, the exchange is made at the command IN N (OUT
N), whereN  is address of I/O. At the same time, the port address
is appearing on the AB, data coming from port (from accumulator) on
the DB, and signals IOR (IOW) becoming active. Eight lower address
bits A7 . . . A0 enter the decoder, which outputs are connected up to the
select-inputs CS of input (output) ports. In that way, 256 input and 256
output devices can be addressed.
When gated exchange, MP polls ED status and input or output data, if
is ready to exchange. Otherwise, MP repeatedly analyzes the readiness
of ED. For data storage about ED readiness, the port of ED status must
be in the interface structure of the I/O system. An information about
speciﬁed I/O port state is determined by analyze of control port bit, set
to the one at port readiness for exchange and to the zero in the other case.
An exchange by interrupt is realized by the initiative of ED, but by the
MP control, under the subroutine of interrupt request service. By way of
interrupt request signal, the ED ready indicator is used. State port isn't
needed, and interface is eased. Exchange by interrupt allows excluding
losses of time, used for programmable poll of ED condition. The exchange
channel capacity is in general the same as when programmable exchange.
The DMA channel exchange is performed by the initiative of ED,
but without MP participation. The specialized controller of DMA
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ÊÐ580ÈÊ57 controls exchange. System bus is switched oﬀ from MP and
realizes exchange between ED and memory. Controller receives request
from ED, forms bus request signal HOLD and, got a conﬁrmation of
buses releasing from CP HLDA, forms signal of bus disconnection from
the CP and other devices, not participating in the exchange, address
and control signals of ED and memory read/write IOR, IOW, MEMR,
MEMW. The information about storage area, used during exchange, is
loaded to the DMA channel at the stage of its programming. Memory ad-
dresses' formation in the regime of DMA is realized by address counter,
which contents increasing on the one after each DMA cycle. Counter
controls the number of cycles. On ending the last cycle, controller forms
signal "end of DMA", used as interrupt request of CP.
LSI ÊÐ580ÈÊ57 contains four DMA channels. Each channel holds 16-
bit register of initial address and 14-bit cycle counter, allowing realize
sending of data arrays with capacity in 16 KB. Controller has two regimes
of priority processing of DMA requests with ﬁxed and cycled priorities,
two regimes of exchange synchronization (with common and elongated
writing), regime of automatic stop by the end of counting (CE  stop),
regime of regeneration and data arrays splicing (autoload regime).
Data format conversion. For words exchange with capacity not exceeding
byte, a serial exchange of bytes is used. If a data format is less than a
byte, packing in one byte of information from several sensors or adding
of missing bits by zero is used.
For ED interfacing with serial data formats (for example, for connection
of distant data sources  parameters sensors  with a single-wire commu-
nication line, ED of distributed systems with microprocessors), the pro-
grammable interface of serial exchange ÊÐ580ÂÂ51 is used. Integrated
circuit ÊÐ580ÂÂ51 represents the universal synchronously-asynchronous
transceiver (USATR) and realizes conversion of parallel data formats in-
to the serial with service digits for their transmission through the channel
and vice versa, conversion of serial formats, received from channels, in-
to the parallel for input in MP. Data capacity can be from 5 to 8. IC
can be programmed on asynchronous transmission mode; asynchronous
receipt; synchronous data transmission; synchronous reception with in-
ternal clock; synchronous reception with external clock.
In the regimes of asynchronous reception and transmission, communi-
cation begins with the start bit, then 5. . . 8 bits of transmitted symbol
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go, then optional bit of even and odd parity and 1; 1.5; 2 stop bits. In
the regimes of synchronous reception and transmission, communication
begins with one or couple of synchronization symbols, then without sep-
arators go 5-8-bit codes of symbols with optional bits of even or odd
parity.
The beginning of asynchronous transmission of message symbol is de-
termined by the external signal of transmitter readiness (terminal), and
ending  by writing to the LSI KPS80BB51 of control word with unit
bit "the end of transmission".
The beginning of asynchronous reception is initialized by the external
signal of receiver readiness, and ending of the reception is realized by
the identiﬁcation of stop  pulses in the received message.
Message when synchronous transmitting unlike asynchronous, contains
several symbols, transmitted on the terminal with sync pulses rate, com-
ing on the input of LSI ÊÐ580ÂÂ51. If the processor doesn't have time
to write a data in the controller KP580BB51 until the last one transmits
preceding information, sync pulses are put in data ﬂow automatically.
Synchronous reception with an internal synchronization begins with the
synch pulses search in information, incoming at the input of controller
ÊÐ580ÂÂ51. By the sync pulses disclosure, LSI ÊÐ580ÂÂ51 is signaling
to the terminal about synchronization pick-up. Terminal begins data
transmission at the input of LSI ÊÐ580ÂÂ51.
Synchronous reception with external synchronization diﬀers from that
with internal one by the fact that sync pulses' searching is realized only
by applying strobe pulse on the controller ÊÐ580ÂÂ51.
The examined LSI ÊÐ580ÈÊ55, Ê589ÈÐ12, ÊÐ580ÈÊ51 are universal
and used for the wide sphere of ED with the standard communications
protocols. For coupling with the nonstandard ED there are specialized
interfaces in the family ÊÐ580, for example ÊÐ580ÂÂ79 for coupling
with keyboard and indication, ÊÐ580ÂÃ75 for displays building on the
CRT (cathode-ray tube).
Problem orientation of the controlling system of beam plant on the basis
of microprocessor set ÊÐ580 (I8080) (Fig. 27.2) is reached for account
of those LSI of given microprocessor set (there are 40 sets for I8080) use,
which correspond to the control system function and systems RAM and
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ROM making up of needed capacity. Thus, in the circuit (Fig. 27.2), con-
nection with sensors and AU is realized by the parallel interfaces 11, 12
(ÊÐ580ÂÂ55), and data exchange with the computer of upper standard
is organized by the channel of serial data transmission 18 (KP580BB5I).
27.3 Microcomputer in the control systems of beam
processing plants
With the increase of scope of control problems, the structure of beam
plants' control system more and more approaches to the traditional
structure of computer.
Fig. 27.5 shows the block diagram of a control system of beam plant
on the basis of microcomputer "Electronic-60", which features (speed,
capacity of internal memory, the command system, etc.) must satisfy to
a demanded level of beam plant' control. Instead of the cassette tape
driver (CTD), coupled with the channel of the microcomputer by means
of the controller, the store on a ﬂoppy disk can be used. The module
of ROM is intended for software storage of the entire controlling device,
for example, separate standard subroutines of the control program, etc.
The additional module of RAM extends the main memory of the mi-
crocomputer and is used for storage of operating control programs and
some intermediate information about plant's operation or received dur-
ing calculation. Depending on complexity of solved problems, capacities
of RAM and ROM are chosen. Thus, it is possible the combination of
software storage by both memory types.
The timer module provides formation of needed series of synchronizing
signals, time delays in a wide range, etc.
Other system modules remain with previous functionalities, there was
changed only organization of their connection with microcomputer. The
operator console, as well as the handheld terminal already has the key-
boards for type and edition of the software data arrays, and the de-
veloped displaying this information system too. Allocation and possible
duplication of facilities controlling the indication, the signaling on op-
erator' s and handheld consoles is diﬀerent and realized by criterion of
conveniences and with their eﬃciency when exploring directly in the
control mode being taken into account.
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Fig. 27.5. Block diagram of control system of energy beam plant based on
microcomputer "Electronic-60"
In the conditions of a repetition work, it is expediently to have one-two
plants with control from the microcomputer (Fig. 27.5), for elabora-
tion and software debugging while other, made on the basis of MPC
(Fig. 27.2), will use the debugged software, written down in ROM, on
magnetic tapes, disks or received from the central computer external
memory of upper standard.
27.4 Multimicroprocessor system
When using the beam processes in microelectronics (electronic litho-
graph, ionic implantation, etc), and also in electronbeam welding, the
multimicroprocessor control systems are created, in which separate sub-
groups of the equipment are controlled by the individual microcomput-
ers.
The principle of the hierarchical program's organization and control
structure on microcomputing means is typical for such complex control
system. The multimicroprocessor control system enables to solve many
problems of blocks' control of complex beam installation. The through-
put of the computer control system and capacity of the processed in-
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formation are increased. The information concurrently processing by a
big number of programs is realized in the system (there organized big
number of control circuits).
The tendency of creation of multimicroprocessor systems of two- and
three- level hierarchy has been aimed in the beam plants. The archi-
tecture of such controlling systems is based on use of an intersystem
backbone. Computing modules in them can have proper processor (to
be computers of the low level) or passively realize the corresponding
micro commands.
The control system forms control programs in memory in a training
mode, gives out signals of beam plant's control in the program processing
mode by means of discrete and analog outputs, realizes data exchange
from the RAM onto the external program medium and vice versa, that
allows to make the test check and machine diagnostics The developed
software of a beam plant control system creates favorable conditions
for programming necessary control functions, the logic organization of
programs with use of subroutines, the organizations of standard cycles,
etc.
As an example of multimicroprocessor system, examine a control sys-
tem of power complex with high-frequency converter for electron-beam
welding (Fig. 27.6).
The multimicroprocessor control system has a hierarchical structure, at
top of which ﬁrst level there is the central computer, controlling the
entire welding plant, on the second  the controlling controller, coordi-
nating operation of power complex's microprocessor control system, and
on the third  the controllers of the separate blocks of power complex.
The third level controllers are connected with controlling one through
optical interconnections and realize functions of control and diagnostics
of a condition of power complex' blocks. The master controller performs
the common control functions, communication with a central comput-
er, display and power complex console. By the controllers' failure of the
second and third level, there is foreseen redistribution of the controller's
functions and program execution of the accident free coming out from
the welding mode. At oﬀ-line operation (without participation of the
central computer) and simple programs' execution of the power complex
control, can be carried out from the separate engineering console.
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Fig. 27.6. Structure of the multimicroprocessor system of control
electron-beam welding
The controller's structure of the third level (MP of CS) block heating 
bombardment with the high-frequency converter on the basis of a single-
chip microcomputer K1816VE48 is shown in Fig. 27.7.
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Fig. 27.7. The controller structure of multimicroprocessor system of control
the block heating  bombardment of electron-beam plant
The microprocessor system of the block allows operatively in automat-
ic mode to control the heating  bombardment block, to realize initial
heating of the cathode assembly, operation in guard mode, regular oper-
ation, diagnostics of a condition of the cathode assembly, diagnostics of
the highfrequency inverter and the power supply. The temperature of
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cathode tablet of the cathode assembly is regulated by PDM of the in-
verter's voltage, feeding the heating joint of an electron-beam gun. PDM
parameters are set by microprocessor system of the block by means of
the timer based on the voltages' analysis coming from the sensors of
current, voltage and the shift angle between current and voltage. The
necessary operating mode of microprocessor system is installed at the
command from the master controller or the operator by means of the
keyboard built-in the block. In the case of emergency in the cathode
assembly, the microprocessor system gives out an emergency signal for
the central computer and in parallel informs operator about this.
Thus, the multimicroprocessor control system of power complex of
electron-beam installation has enabled to order information-controlling
ﬂows and to ease an operating mode of the central computer, to realize
a dialogue mode of information exchange between the embedded mi-
croprocessors of blocks and to raise operating eﬃciency of the welding
equipment as a whole.
27.5 Software support of power supply controllers
One of the major tasks of SPS microprocessor control system  the re-
alization of the digital regulator function, i.e. elaboration of the control
action depending on given signals and a feedback. Microprocessor real-
ization of SPS regulator is characterized by ﬁnal length of a processed
word and ﬁnal speed of computing operations execution. These features
lead to amplitude quantizing eﬀect of control action and entering of a
time delay into a regulation circuit, inﬂuence on the system's quality
and should be taken into account at analysis of SPS with microproces-
sor control systems.
The generalized block diagram of converter with the microprocessor con-
trol system, carrying out a role of a regulator with transfer function D
(Z), is shown in Fig. 27.8. An amplitude digitization section (amplitude
quantizer), aﬀecting the section D (Z), represents realization of opera-
tions in the integer range.
The controller output signal f˜(t) has a constant value during the quan-
tization period T0.
Unlike the analog systems, schemes of regulation circuits for various
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Fig. 27.8. Generalized block diagram of the power converter with
microprocessor control system
regulation laws on the basis of microprocessor systems, have the same
form and diﬀer only by soft solution of digital controllers.
In control systems of electric power converters, the proportional (P)
are used most often, proportional-plus-integral (PI) and proportionally-
integral-diﬀerential (PID) controllers.
Relationships, describing P, PI, PID controllers in the form of diﬀerence
equations of Z-transformation, are put in the Table 27.1.
Notes. In the table the designations are introduced:n  number of quantizing
interval; K  gain constant; TI  a constant of integration; TD  a constant
of diﬀerentiation; TF  time constant of inertia section; TO  the period of
quantization; ε[n] = x[n]  x0[n]  error signal; x[n]  output signal of SPS;
x0[n]  task signal; fD[n]  a diﬀerential component.
A proportional component is described by expression (Tab. 27.1, (1)).
A controller integral component, which values are known only at the
selection moments, is approximated by multinomial of m-th order. At
m = 0, multinomial is reduced to the known formula of rectangular
(Tab. 27.2, (2)), at m = 1  to the trapezium rule (Tab. 27.1, (3)), at
m = 2  to Simpson's formula (Tab. 27.1, (4)).
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Table 27.1.
Controller' s Deﬁnition f [n+ 1] D(Z)
component method
Proportional  Kε[n] (1) K
By the rect-
angular for-
mula
K T0
TI
n∑
i=0
ε[i] (2) K T0
TI
Z
Z−1
Integral By the tra-pezium rule K
T0
2TI
n∑
i=0
(ε[i]+ε[i−1]) (3) K T0
2TI
Z+1
Z−1
By the K T0
3TI
n∑
i=0
(ε[i]+ K T0
3TI
×
Simpson's
formula +4ε[i− 1] + ε[i− 2]) (4) ×
Z2+4Z+1
Z(Z − 1)
By two
points K
TD
T0
(ε[n]− ε[n− 1]) (5) K TD
T0
Z−1
Z
By four
points K
TD
6T0
(ε[n] + 3ε[n− 1]− K TD
6T0
×
Diﬀerential −3ε[n− 2]− ε[n− 3]) (6) ×Z
3+3Z2−3Z−1
Z3
Taking into K
[
TD
TF+T0
(ε[n]− K TD
TF+T0
×
account in-
ertial −ε[n− 1])]+ (7)
constituent + TD
TF + T0
fD[n] × Z − 1
Z− TF
TF+T0
...
A controller diﬀerential component is approximated usually by increment
of error function, related to the quantizing period. The way of increment
calculation by two points (Tab. 27.1, (5)) is not enough suitable because
of its sensitivity to the aliases. A lot of time is spent on a diﬀerential
component calculation by four points (Tab. 27.1, (6)). The best decision,
limiting inﬂuence of the aliases, is introduction of an inertial component
of the ﬁrst order (Tab. 27.1, (7)). The time constant of inertia section
TF is taken within the limits from 0.05T0 to 0.1T0. The controller output
signal values f [n+1] and error ε[n] possess a discrete number of values
in the microprocessor systems. At the identical number of I/O ports bits,
deﬁne the expressions, in which values f [n + 1] and ε[n] belong to set
of integers. Divide both parts of expressions (Tab. 27.1, (1). . . (7)) by
dimensionless quantity  the lower bit unity for that.
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Then for a proportional component:
f˜Ï[n+ 1] = Jnt{Kε[n]}, (27.1)
Jnt{x}  function of the integer part of x,
f [n+ 1] = Jnt{f [n+ 1]},
ε[n] = Jnt{ε[n]};
for integral (by a method of rectangular)
f˜1[n+ 1] =
[
Jnt
T0
T1
(
ε[n] +
n−1∑
i=0
ε[i]
)]
; (27.2)
for diﬀerential (taking into account an inertial component)
f˜D[n+ 1] = Jnt
{
K
[
TD
TF + T0
ε[n]− ε˜[n− 1]
]
+
TF
TF + T0
f˜D[n]
}
.
(27.3)
Expressions (27.1. . . 27.3), describing the controller components in view
of amplitude quantization are, unlike expressions (Tab. 27.1, (1). . . (7)),
nonlinear. The choice of controller this or that type depends on con-
trol object. For the control objects, described by transfer function with
one prevalent constant of time, PI regulation is accepted to realize, for
objects with two prevalent constants of time  PID regulation. At micro-
processor control, because of the delay presence, it is necessary to apply
PID regulation even to objects with transfer function of the ﬁrst order
(with one constant of time).
Deﬁnition of parameters K,TI , TD, TF of PID controller by set require-
ments of transient process of SPS is related to a problem of digital con-
troller synthesis and is enough complicated question. There are following
recommendations for the choice of these parameters. If the regulation ob-
ject can be presented as a section with transfer function with one preva-
lent constant of time Ta and with delay in a regulation circuit Tb (thus
Ta >> Tb), the controller gain is deﬁned as K = Ta/2Tb, integration
constant as TI = Ta (for module's criterion), TI = 4Tb (for symme-
try criterion), and diﬀerentiation and inertia constants as TD = 0.05Ta,
TF = (4 . . . 5)TD.
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The parameters of a regulator chosen in such a way have nature of initial
estimation and should be corrected during the process of tuning and
regulation of the converter.
The generalized scheme of algorithm PID of regulation is presented in
Fig. 27.9.
Host program
Calculation of
f *(E +I +D )·2n+1 n n n
n-k
Output f n+1
Storing of proportional 
En-1, integral Jn-1, 
differential Dn-1 
components
Error signal input
Calculation of Jn and Dn
Fig. 27.9. Algorithm, realizing regulator PID functions
Calculation algorithms of integral and diﬀerential components of PID
controller by the formulas of Tab. 27.1, (3), (7) are shown in Fig. 27.10
and 27.11 accordingly. One of the software features of PID controller is
imitation of the saturation event, which at traditional circuit's realiza-
tion of the controllers limits transient processes in SPS. Without taking
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into account the saturation, there can be an overﬂow of a bit grid and
distortion of calculation result.
Other feature of software of PID controller  is aspiration for the maximal
speed of computing process, despite of some accuracy loss. Therefore, the
values of factorsK, T0
T1
, TD
T0 + TF
, TF
T0 + TF
are accepted divisible by 2l or
2−l that allows replacing multiplication operations by shift operations.
The program, written in the Assembler, of microprocessor PID controller
for MP ÊÐ580ÈÊ80À has following basic characteristics: capacity of
used memory about 400 bytes, minimal time of calculation  1 ms (for
1/T0 up to 1 kHz), calculation error  0.8%. In case of more severe re-
quirements to the accuracy and speed of microprocessor controllers, there
are changed the methods of deﬁnition or approximation of proportional,
integral and diﬀerential constants (Tab. 27.1.5); realization of multipli-
cation operation (use tabular-algorithmic, hardware or other ways); type
of the microprocessor set, on which basis the controller is realized (apply
the high-speed microprocessors, having big length of a processed word
and built-in multipliers).
Algorithm, put in Fig. 27.9, allows by way of unimportant changes to
realize proportional or proportional  integral controllers.
27.6. MP secondary power supply stability
In general, SPS as the regulation object is described by a system of
nonlinear diﬀerence equations of a type:
x[n+ 1] = F{x[n], f [n+ 1]}, (27.4)
where
x[n] =
∣∣∣∣∣∣∣∣∣∣∣∣
x1[n]
x2[n]
.
.
.
xm[n]
∣∣∣∣∣∣∣∣∣∣∣∣
 vector of independent variable states;
f [n]  actuating function.
Usually actuating function comes in to the system (27.4) as argument
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Fig. 27.10. Algorithm of computing an integral In component
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Fig. 27.11. Algorithm of computing a diﬀerential Dn component
of linear, exponential or trigonometrically functions and makes separate
components. Using decomposition of these functions into Taylor series,
for the actuating function values close to zero, it is possible to linearize
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the system by way of limiting decomposition series with the ﬁrst two
members.
The linearized system will look like:
x[n+ 1] = Ax[n] +Bf [n+ 1] + C, (27.5)
where A  is square matrix in the sizem×m; B, C  matrixes-columns in
the sizem×1. As for the steady state, actuating function is  f [n+1] = 0,
the system of the equations x[n + 1] = Ax[n] + C describes regulation
object in the vicinity of the steady-state value. At that x[n+1] = x[n] =
= x0. Then x0 = Ax0 + C, whence for the steady-state mode:
x0 = [I −A]−1C, (27.6)
where I  is unitary matrix.
For reception of equations set for error signal ε[n] = x0−x[n] to the left
and right parts of system (27.5) add and subtract x0. Then subject to
expression (27.6) we'll get:
ε[n+ 1] = Aε[n] +Bf [n+ 1]. (27.7)
Subject to amplitude quantization, the equation (27.7):
ε[n+ 1] = Aε[n] +Bf˜ [n+ 1].
The amplitude quantization eﬀect leads to the fact, that the controller
equations f˜ [n+ 1] = F [εn] (expressions (27.1)-(27.3)) are nonlinear.
The stability analysis of the converter with a microprocessor control
system we'll make in the following order.
1. We use linearized diﬀerence equation (27.5), describing object of reg-
ulation, and that of the controller (Tab. 27.1, (1). . . (7)), got without
quantizing eﬀect, and determine the stability of system by usual meth-
ods.
2. By controller nonlinear equation, determine a condition of absence of
the oscillatory processes, caused by this nonlinearity (amplitude digiti-
zation).
Examine determination of stability on example of the converter with PI
controller.
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Having substituted expressions (tab. 8, (1), (2)) for linearized PI con-
troller to the equation (27.7), receive:
ε[n+ 1] = Aε[n]−BK
(
ε[n] +
T0
TI
n∑
i=0
ε[i]
)
and
ε[n+ 2] = Aε[n+ 1]−BKε[n+ 1] + T0
TI
n+1∑
i=0
ε[i].
Excluding the sum from these equations, ﬁnd:
ε[n+ 2] =
[
A−BK
(
1 +
T0
TI
)
+ I
]
ε[n+ 1] + [BK −A] ε[n]. (27.8)
Using extra equation:
ε[n+ 1] = Iε[n+ 1] + 0ε[n], (27.9)
receive a system of 2m equations (27.8) and (27.9).
For stability deﬁnition, it is necessary to ﬁnd proper numbers of a matrix∣∣∣∣∣∣ A−BK
(
1 +
T0
T1
)
+ I BK −A
I 0
∣∣∣∣∣∣ .
The stability condition looks like
∣∣∣∣∣∣ A−BK
(
1 +
T0
T1
)
+ I − λI BK −A
|λi| < 1 −λI
∣∣∣∣∣∣ = 0 (27.10)
The condition of stability (27.10) doesn't take into account the nonlin-
earity of a controller, caused by amplitude digitization.
Now determine a condition of vibrations origin in a system with non-
linear controller. Assume, that about the steady-state mode, there were
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vibrations with the period k, i. å. frustration function is periodical and
possesses certain values:
f [n+ 1], f [n+ 2] . . . f [n+ k], f [n+ k + 1] . . . , f [n+ k + 1] = f [n+ 1].
From the equation (27.5) and condition of periodicity:
x[n+ 1] = Ax[n] +Bf [n+ 1] + C;
x[n+ 2] = Ax[n+ 1] +Bf [n++] + C;
..........................................................
x[n+ k] = Ax[n+ k + 1] +Bf [n+ k] + C.
where [Ak−1B|Ak−2B . . . |AB|B]  is a matrix, consisted of k columns
in the size m × k, F [n] = [f [n+ 1], f [n+ 2] . . . f [n+ k]]T . Togeth-
er with the controllers equations, subject to quantization nonlinearity
(27.1). . . (27.3), the expression (27.11) allows to determine value x for
all the period steps. The analysis of the condition of vibrations origin
can be simpliﬁed, if to use the inequalities:
x0 ≤ x0 ≤ x0 + 1;
x[n] ≤ x[n] ≤ x[n] + 1,
from which:
−1 + ε[n] < ε[n] < ε[n] + 1. (27.11)
From the equation (27.11):
ε[n] =
[
I −Ak]−1 [Ak−1B∣∣ AkB∣∣ . . . |AB |B ]F [n]. (27.12)
The calculations of steady process of the converter with microproces-
sor control can be made by the formula (27.6); transient process 
by the equations (27.4) and (27.1). . . (27.3); stability  by formulas
(27.10). . . (27.13).
In Fig. 27.12, the stability areas are shown of the dc pulse-width stabilizer
of focusing block of the electron-beam plant power complex with analog
and microprocessor proportional controllers.
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The stabilizer is described by transfer function of 1-st order with time
constant TL, caused by inductive nature of load of the focusing block.
Evidently, from Fig. 27.12, area of stability of the converter with a mi-
croprocessor controller is reduced almost twice in comparison with that
of converter's stability with an analog controller. However, owing to the
ﬂexibility of MP CS, realizing the controller, it is possible to provide with
application of adaptive control algorithms steady work of the converter
in all the operation range due to change of the quantizing period T0 or
controller factor K,Ti, TD, TF .
0
1 2 3 4 5 6 7
2
4
6
8
10
12
1
KCR
Т / ТL 0
2
Fig. 27.12. Gain Kcr relation at which the oscillations appear in SPS,
versus TL/T0 for analog (curve 1) and microprocessor (curve 2) PI regulators
in a feedback circuit
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RESUME
It is necessary to understand It should be memorized
1. There are three principles at the
heart of MPS construction  bus
principle, modularity and micro-
programming control
2. Computation module in the gen-
eral case includes module of CPU,
realizing control functions in the
system; memory card, including
ROM and RAM devices, intend-
ed for data and programs stor-
age; input  output modules that
realize coupling of microcomputer
with input  output devices, with
actuation units (AU) and parame-
ter sensors of processing plants and
process, with operator console and
data display units.
3. The main system's block is a
central processor unit (CPU), pro-
viding the realization of control al-
gorithm.
4. The presence of interrupt sys-
tem gives a processor a possibility
of quick response on all the changes
in technological process and appa-
ratus.
5. Interrupts disable is realized by
way of requests masking.
6. With the increase of scope of
control problems, the structure of
beam plants' control system ap-
proaches to the traditional struc-
ture of computer.
1. The advantages and lacks of mi-
croprocessor system.
2. Three principles, on which the
microprocessor system is based.
3. The features of interrupt system
operation.
4. The main purpose of I/O sys-
tem.
5. Data format conversion. Syn-
chronous and asynchronous trans-
mission.
6. Equations, describing generally
SPS as regulation object.
7. Diagram of Kcr at which the os-
cillations arise in SPS.
8. Generalized block diagram of
the power converter of micropro-
cessor control system and its oper-
ation principle.
9. The main task of SPS micropro-
cessor control system.
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RESUME
7. Multimicroprocessor control
system of power complex of
electron-beam installation has
enabled to order information-
controlling ﬂows and to ease an
operating mode of the central
computer, to realize a dialogue
mode of information exchange
between the embedded micro-
processors of blocks and to raise
operating eﬃciency of the welding
equipment as a whole.
8. SPS as the regulation object is
described by a system of nonlinear
diﬀerence equations.
You should be able to:
1. Give block diagram of computing module and explain the operation
principle.
2. Explain the principal modules and operation features of the micro-
processor system of beam processing plant control.
3. Explain the operation principle of beam plant control system on the
microcomputer base.
4. Introduce the generalized block diagram of power converter of the
microprocessor control system and explain its operation principle.
5. Write down the equations, describing generally SPS as regulation ob-
ject.
6. Analyze the converter stability with microprocessor system.
7. Adduce diagram of factor Kcr at which the oscillations arise in SPS.
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11.1. Potential logical elements. Types, characteristics, pa-
rameters
11.2. Diode and diode-transistor logics
11.3. Transistor-transistor logic
11.4. Logical elements on MDS transistors
11.5. Logical elements of integral injector logic
11.6. Multivibrators and monostable multivibrators on poten-
tial logical elements
11.7. Tasks for current testing
11.7.1. Questions for monitoring
11.7.2. Problems for independent and individual solution
12. Coding devices. Analog-digital and
digital-analog converters
12.1. Time intervals' coding, voltage coding
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12.2. Analog-digital converters. Main characteristics and pa-
rameters
12.3. Digital-analog converters. Structure, general character-
istics and parameters
12.4. Sample-and-hold device
12.5. Tasks for current testing
12.5.1. Questions for monitoring
12.5.2. Problems for independent and individual solution
PART III
Digital circuitry
13. Mathematical fundamentals of digital de-
vices
13.1. Number systems. Procedure of conversion. Binary arith-
metic
13.2. Main laws of algebra of logic
13.4. Forms of logical functions and their application for syn-
thesis of logic circuits
13.5. Logical elements and schemes. Duality principle
13.6. Classiﬁcation of logical devices
13.7. Logic elements of digital device, their comparative char-
acteristic
13.8. Methods of minimization of Boolean functions
13.9. Karnaugh method
13.10. Tasks for current testing
13.10.1. Questions for monitoring
13.10.2. Problems for independent and individual solution
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14. Combinational circuits
14.1. Steps of logic circuit constructing
14.2. Synthesis of logic devices in a speciﬁed basis
14.3. Multiplexers and demultiplexers
14.4. Decoders, decoders-multiplexers and coders
14.5. Adders, comparators
14.6. Tasks for current testing
14.6.1. Questions for monitoring
14.6.2. Problems for independent and individual solution
15. Trigger elements
15.1. Basic concepts. Classiﬁcation and overalls.
15.2. Asynchronous RS-ﬂip-ﬂop and its varieties
15.3. Synchronous ﬂip-ﬂops
15.4. Examples of triggers usage
15.5. Tasks for current testing
15.5.1. Questions for monitoring
15.5.2. Problems for independent and individual solution
16. Functional blocks of sequential logical de-
vices
16.1. Shift registers
16.2. Counters
16.3. Counters on the shift registers
16.4. Reversible counters
16.5. Tasks for current testing
16.5.1. Questions for monitoring
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16.5.2. Problems for independent and individual solution
17. Integrated circuits of memory devices
17.1. Integrated circuits of static and dynamic RAM
17.2. Integrated circuits of masked ROMs
17.3. PROM Integrated circuits
17.4. Reprogrammable ROM Integrated circuits
17.5. Tasks for current testing
17.5.1. Questions for monitoring
17.5.2. Problems for independent and individual solution
18. Digital Integrated circuits application
18.1. Interferences and interference immunity of digital de-
vices
18.2. Recommendations on mounting of integrated circuits.
18.3. Tasks for current testing
18.3.1. Questions for monitoring
PART IV
Microprocessors and controllers
19. Main concepts of microprocessor technol-
ogy
19.1. Classiﬁcation of microprocessors
19.2. Organization of buses
19.3. Principles of microprocessor systems' constructing
19.4. Presentation of numbers in microprocessors
19.5. Tasks for current testing
19.5.1. Questions for monitoring
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20. Architecture of microprocessors
20.1. Microprocessors with 8-bit (octal) data bus
20.2. Microprocessors with 16-bit (hexadecimal) data bus
20.3 Architecture of 32-bit microprocessors
20.4. Pentium microprocessors
20.6. Particular features of 64-bit microprocessors' architec-
ture
20.7. Tasks for current testing
20.7.1. Questions for monitoring
20.7.2. Problems for independent and individual solution
21. Basics of programming in Assembler
21.1. Format of commands
21.2. System of commands of MPi8086
21.3. Examples of commands execution
21.4. Types of operands addressing
21.5. Programming in Assembler language
21.6. Tasks for current testing
21.6.1. Questions for monitoring
21.7.2. Problems for independent and individual solution
22. Constructing of microprocessor systems
hardware
22.1. Constructing of central processor module on basis of
i8086
22.2. Constructing of ROM modules
22.3. RAM modules constructing
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22.4. The input/output interface constructing
22.5. Tasks for current testing
22.5.1. Questions for monitoring
22.5.2. Problems for independent and individual solution
23. Modern microcontrollers and processors
23.1. Single-chip microcontrollers with CISC architecture
23.2. Single-chip microcontrollers with RISC architecture
23.3. Signaling microprocessors
23.4. The basic concepts and tasks of neural computers
23.5. Tasks for current testing
23.5.1. Questions for monitoring
23.5.2. Problems for independent and individual solution
PART V
Power supply and control systems
24. Switched power supplies. Element base of
power electronics
24.1. Block diagrams and main problems of switched power
supplies
24.2. Circuitry of switched power supplies principal blocks
24.3. Power semiconductor elements and units
24.4. Tendencies of electronic components development
24.5. Resume
25. Control systems of the beam processing
units power complex
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25.1. General provisions on control systems
25.2 Standard block diagrams of the beam processing plants
power complexes' control. Automated electron-beam plant for
welding and dimensional processing. Automated processing
plant for ion implantation. Units for electron and ion lithog-
raphy. Circuits of electron and ion gun power supplies. Power
supply of gas solid-state laser head. Beam processing units
power complexes for space technology
25.3. Secondary power supplies schematic circuits
25.4. Generalized block diagrams of secondary power supplies
control
25.5. Resume
26. Calculation of control systems and their
components at the elements with ﬁxed con-
nections
26.1. Digital circuits of pulse-phase control
26.2. Digital pulse generators. Generators with PWM under
arbitrary periodic law. Digital single- and multiphase gener-
ators constructing. Digital generators with controlled phase
shift angles
26.3. Resume
27. Microprocessor control systems
27.1. Construction principles of processing plants MP control
systems
27.2. Control systems based on MP complex
27.3. Microcomputer in the control systems of beam process-
ing plants
27.4. Multimicroprocessor system
27.5. Software support of power supply controllers
27.6. MP secondary power supply stability
27.7. Resume
  
 
 
 
Навчальне  видання  
 
Бойко Віталій Іванович, Жуйков Валерій Якович 
Співак Віктор Михайлович, Зорі Анатолій Анатолійович,  
Терещенко Тетяна Олександрівна, Шелягін Володимир Дмитрович 
 
ОСНОВИ СХЕМОТЕХНІКИ 
ЕЛЕКТРОННИХ СИСТЕМ 
 
Підручник 
 
Edu ca t i ona l  ed i t i on  
 
Boyko Vitaliy Ivanovich, Zhujkov Valeriy Yakovich Spivak Victor 
Michaylovich, Zori Anatoliy Anatoliyvich, Tereschenko Tetyana 
Olexandrivna, Sheliagin Volodimir Dmitrovich 
 
BASICS OF CIRCUITRY 
OF ELECTRONIC SYSTEMS 
 
Textbook 
In author redaction                                            
      
Cover design by D. A. Odajnik 
Computer make-up and layout by A. G.  Kovtunenko 
 
 
Підп. в набір 7.10.2008. Формат 60×84/16. Папір офс.  
Гарнітура Times New Roman. Спосіб друку – різографія. 
Ум. друк. арк. 45,57. Обл.-вид. арк.75,78 . Наклад  300 прим. Зам. № 1.1-01-06. 
ТОВ “Норіта-плюс” 
Свідоцтво ДК № 2558 від 12.07.2006 р. 
01042, м. Київ, вул. Саперне поле, 9-а, оф. 411 
 
  
 
